IP Library Granted Patent US 7,947,596
Granted Patent B2
US 7,947,596 · App. 11/526,754 · Granted May 24, 2011

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,947,596
App. No.
11/526,754
Granted
May 24, 2011
Kind
B2
Abstract

A semiconductor device according to this invention comprises a substrate 100 in which semiconductor elements are formed, a first conductor 301 at least a portion of the peripheral surface of which is made of a material comprising copper as a main ingredient, and a first insulative diffusion barrier layer 203 covering at least a portion of the first conductor 301 . The first insulative diffusion barrier layer 203 is formed by using a gas mixture at least containing an alkoxy silane represented by the general formula (RO) n SiH 4−n (n is an integer in a range from 1 to 3, R represents an alkyl group, an aryl group or a derivative thereof), and an oxidative gas by a plasma CVD. Thus, a semiconductor device comprising copper wiring of high reliability and with less wiring delay time can be provided.

Claims (14)

1. A method of manufacturing a semiconductor device comprising:

forming, on a substrate in which semiconductor elements are formed, metal wiring having a region at least a portion of the peripheral surface thereof being made of a material that predominantly comprises copper; and

forming, to cover the region of the metal wiring made of the material that predominantly comprises copper, an insulative diffusion barrier layer comprising oxygen, silicon and nitrogen as main constituent elements in which a concentration of the nitrogen is from 0.3 to 14 atom % by using an inorganic silane gas or an organic silane gas and, a nitrogen oxide gas or a gas mixture of an oxygen atom-containing gas and a nitrogen atom-containing gas by a plasma CVD method.

2. A method of manufacturing a semiconductor device as defined in claim 1 , wherein the inorganic silane gas at least contains one kind of gas selected at least from the group consisting of higher silanes represented by the general formula: Si n H (2n+2) where n is an integer of 1 or greater, and the organic silane gas at least contains one kind of gas selected at least from the group of the general formula: R n SiH 4−n , (RO) n SiH 4−n , R m Si 2 H 6−m , (RO) m Si 2 H 6−m , (RO) n SiR′ 4−n in which n is an integer in a range of 1 to 4, m is an integer in a range of 1 to 6, R and R′ each represents an alkyl group, an aryl group or a derivative thereof.

3. A method of manufacturing a semiconductor device as defined in claim 1 , wherein the nitrogen oxide gas at least contains one kind of gas selected at least from the group consisting of N 2 O, NO and NO 2 , the oxygen atom-containing gas at least contains one kind of gas selected at least from the group consisting of O 2 , CO, CO 2 , H 2 O, N 2 O, NO and NO 2 , and the nitrogen atom-containing gas at least contains one kind of gas selected at least from the group consisting of N 2 , NH 3 , N 2 O, NO and NO 2 .

4. A method of manufacturing a semiconductor device as defined in claim 2 , wherein the nitrogen oxide gas at least contains one kind of gas selected at least from the group consisting of N 2 O, NO and NO 2 , the oxygen atom-containing gas at least contains one kind of gas selected at least from the group consisting of O 2 , CO, CO 2 , H 2 O, N 2 O, NO and NO 2 , and the nitrogen atom-containing gas at least contains one kind of gas selected at least from the group consisting of N 2 , NH 3 , N 2 O, NO and NO 2 .

5. A method of manufacturing a semiconductor device as defined in claim 1 ,

wherein the metal wiring having the region at least a portion of the peripheral surface thereof made of a material that predominantly comprises copper comprises a first conductive barrier layer formed on the side of the substrate.

6. A method of manufacturing a semiconductor device as defined in claim 5 ,

wherein the inorganic silane gas at least contains one kind of gas selected at least from the group consisting of higher silanes represented by the general formula: Si n H (2n+2) where n is an integer of 1 or greater, and the organic silane gas at least contains one kind of gas selected at least from the group of the general formula: R n SiH 4−n , (RO) n SiH4−n, R m Si 2 H 6−m , (RO) m Si 2 H 6−m , (RO) n SiR′ 4−n in which n is an integer in a range of 1 to 4, m is an integer in a range of 1 to 6, R and R′ each represents an alkyl group, an aryl group or a derivative thereof.

7. A method of manufacturing a semiconductor device as defined in claim 5 ,

wherein the nitrogen oxide gas at least contains one kind of gas selected at least from the group consisting of N 2 O, NO and NO 2 , the oxygen atom-containing gas at least contains one kind of gas selected at least from the group consisting of O 2 , CO, CO 2 , H 2 O, N 2 O, NO and NO 2 , and the nitrogen atom-containing gas at least contains one kind of gas selected at least from the group consisting of N 2 , NH 3 , N 2 O, NO and NO 2 .

8. A method of manufacturing a semiconductor device as defined in claim 6 ,

wherein the nitrogen oxide gas at least contains one kind of gas selected at least from the group consisting of N 2 O, NO and NO 2 , the oxygen atom-containing gas at least contains one kind of gas selected at least from the group consisting of O 2 , CO, CO 2 , H 2 O, N 2 O, NO and NO 2 , and the nitrogen atom-containing gas at least contains one kind of gas selected at least from the group consisting of N 2 , NH 3 , N 2 O, NO and NO 2 .

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2014
From: RENESAS ELECTRONICS CORPORATION
To: TESSERA ADVANCED TECHNOLOGIES, INC.
Reel/Frame 032892/0212 →