IP Library Granted Patent US 8,053,278
Granted Patent B2
US 8,053,278 · App. 11/540,754 · Granted Nov 8, 2011

Multi-chip package type semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,053,278
App. No.
11/540,754
Granted
Nov 8, 2011
Kind
B2
Abstract

A multi-chip package type semiconductor device includes an insulating substrate having first and second conductive patterns thereon, a first semiconductor chip on the insulating substrate and having a first terminal pad and a relay pad isolated from the first terminal pad. The device further includes a second semiconductor chip on the first semiconductor chip having a second terminal pad. The first semiconductor chip is connected to the first pattern by a first bonding wire. The second semiconductor chip is connected to the second pattern by a second bonding wire, which connects the second pattern to the relay pad, and a third bonding wire, which connects the relay pad to the second terminal pad. The lengths of the first, second and third bonding wire are approximately the same.

Claims (10)

1. A method for manufacturing a multi-chip package type semiconductor device, comprising:

mounting a first semiconductor chip on a surface of a substrate, wherein a first pad is formed on a surface of the first semiconductor chip, the first pad having a first area and a second area, the second area being different from the first area;

mounting a second semiconductor chip on the surface of the first semiconductor chip, wherein a second pad is formed on the second semiconductor chip and wherein the second pad is located above the first pad, a third pad is formed on the surface of the substrate, and the first pad is located above the third pad;

forming a first metal bump on the first pad in the first area;

forming a second metal bump on the second pad;

connecting the first pad and the second pad with a first bonding wire having a ball-shaped first end and a second end, wherein the ball-shaped first end of the first bonding wire is first connected to the first pad in the second area by a ball bonding, and then the second end of the first bonding wire is connected to the second metal bump formed on the second pad;

connecting the first pad and the third pad with a second bonding wire having a ball-shaped first end and a second end, wherein the ball-shaped first end of the second bonding wire is first connected to the third pad by a ball bonding, and then the second end of the second bonding wire is connected to the first metal bump formed on the first pad in the first area; and

sealing the first and second semiconductor chips, the surface of the substrate and the first and second bonding wires with a resin.

2. A method according to claim 1 , wherein the first pad is a rectangle, which includes four straight sides, two of which are longer than the other two, wherein the shorter sides are substantially in parallel to a closest side of the first semiconductor chip, and wherein the first area is closer to the side of the first semiconductor chip than the second area.

3. A method according to claim 1 , wherein the surface of the substrate is the first surface of the substrate, further comprising the additional step of mounting a plurality of bump electrodes on a second surface of the substrate, which is opposite to the first surface.

Assignments (2)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI SEMICONDUCTOR CO., LTD
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032495/0483 →
CHANGE OF NAME Recorded Nov 20, 2008
From: OKI ELECTRIC INDUSTRY CO., LTD
To: OKI SEMICONDUCTOR CO., LTD
Reel/Frame 021901/0913 →