IP Library Granted Patent US 7,752,578
Granted Patent B2
US 7,752,578 · App. 11/551,149 · Granted Jul 6, 2010

Automatic voltage drop optimization

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,752,578
App. No.
11/551,149
Granted
Jul 6, 2010
Kind
B2
Abstract

To minimize the voltage drops in an electronic circuit, existing instances are moved and decoupling capacitors are automatically inserted according to an algorithm. A model of the voltage drop on a row of gate elements is presented. The model allows for rapid computations of the effect of a particular move or insertion on voltage drop in the circuit.

Claims (32)

1. A method for placement of gate-level circuit components in an integrated circuit, the integrated circuit comprising a plurality of rows of circuit blocks, each row of circuit blocks comprising a plurality of sub-rows of circuit blocks, the method comprising:

identifying a first sub-row of the integrated circuit comprising a bus and a first instance of a gate-level circuit component;

identifying at least one candidate operation to apply to the first sub-row, wherein the candidate operation affects a placement of a circuit block or a component in the first sub-row;

computing a first metric to evaluate each of said at least one candidate operation when applied to the first sub-row; and

implementing one of said at least one candidate operation based on the computed first metric, wherein at least one or more of the identifying steps, the computing or the implementing steps are carried out by a computer.

2. The method of claim 1 , wherein the first sub-row further comprises a trunk for supplying a power or ground voltage.

3. The method of claim 2 , wherein the first sub-row comprises a trunk for supplying a power voltage, and a trunk for supplying a ground voltage.

4. The method of claim 1 , wherein one of the at least one candidate operation is adding a decoupling capacitor to the first sub-row.

5. The method of claim 1 , wherein one of the at least one candidate operation is moving the first instance to a second sub-row.

6. The method of claim 5 , wherein the moving of the first instance to a second sub-row further comprises moving at least one instance on the second sub-row to make space for the first instance.

7. The method of claim 6 , wherein the second sub-row is separated from the first sub-row by no more than a threshold distance.

8. The method of claim 1 , wherein the identifying a first sub-row comprises:

identifying a first intersection between the bus and a first trunk for supplying a power or ground voltage;

identifying a second intersection between the bus and a second trunk for supplying a power or ground voltage; and wherein

the first sub-row further comprises the first intersection and the second intersection.

9. The method of claim 8 , wherein the second intersection is required to be less than a predetermined distance from the first intersection.

10. The method of claim 1 , wherein the first sub-row further comprises a second instance, and one of the at least one candidate operation is moving the second instance to a second sub-row.

11. The method of claim 1 , wherein the first metric is a voltage drop change.

12. The method of claim 11 , wherein computing the voltage drop change comprises subtracting: 1) a voltage drop corresponding to the first instance before performing the candidate operation, from 2) a voltage drop corresponding to the first instance after performing the candidate operation.

13. The method of claim 12 , wherein the implementing one of said at least one candidate operation comprises:

selecting the candidate operation having the most negative voltage drop change from among the at least one candidate operation; and

implementing the selected candidate operation.

14. The method of claim 13 , wherein the first sub-row comprises a second instance, and one of the at least one candidate operation is moving the second instance to a second sub-row, said method further comprising:

for each candidate operation, computing a voltage drop change for each instance in the first and second sub-row;

identifying a second candidate set comprising candidate operations for which each instance in the first and second sub-row have a computed voltage drop change less than a voltage drop goal threshold; and

selecting the candidate operation having the most negative voltage drop change from the second candidate set.

15. The method of claim 14 , further comprising computing a second metric for each of said at least one candidate operation, wherein the implementing one of said at least one candidate operation is further based on the computed second metric.

16. The method of claim 15 , wherein the second metric is a placement cost.

17. The method of claim 14 , wherein the implementing of one of said at least one candidate operation comprises:

identifying a first candidate set comprising candidate operations having a placement cost less than a placement cost threshold;

selecting the candidate operation having the most negative voltage drop change from the first candidate set; and

implementing the selected candidate operation.

Assignments (10)
MERGER Recorded Sep 2, 2020
From: APACHE DESIGN, INC.
To: ANSYS, INC.
Reel/Frame 053674/0176 →
CHANGE OF NAME Recorded Jan 9, 2012
From: APACHE DESIGN SOLUTIONS, INC.
To: APACHE DESIGN, INC.
Reel/Frame 027500/0127 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2011
From: SEQUENCE DESIGN, INC.
To: APACHE DESIGN SOLUTIONS, INC.
Reel/Frame 026015/0111 →
RELEASE Recorded Sep 22, 2009
From: SILICON VALLEY BANK
To: SEQUENCE DESIGN, INC.
Reel/Frame 023263/0489 →
RELEASE OF SECURITY INTEREST Recorded Sep 9, 2009
From: FOCUS VENTURES II, LP
To: SEQUENCE DESIGN, INC.
Reel/Frame 023196/0932 →
RELEASE OF SECURITY INTEREST Recorded Sep 9, 2009
From: FOCUS VENTURES II, LP
To: SEQUENCE DESIGN, INC.
Reel/Frame 023196/0907 →
SECURITY AGREEMENT Recorded Mar 18, 2009
From: SEQUENCE DESIGN, INC.
To: FOCUS VENTURES II, LP
Reel/Frame 022416/0026 →
SECURITY AGREEMENT Recorded Jul 8, 2008
From: SEQUENCE DESIGN, INC.
To: SILICON VALLEY BANK
Reel/Frame 021205/0667 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Jul 6, 2008
From: SEQUENCE DESIGN, INC.
To: FOCUS VENTURES II, LP
Reel/Frame 021194/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2007
From: ALLEN, DAVID L.; KAPRAL, CHRISTOPHER W.
To: SEQUENCE DESIGN, INC.
Reel/Frame 019190/0022 →