IP Library Granted Patent US 7,701,061
Granted Patent B2
US 7,701,061 · App. 11/553,916 · Granted Apr 20, 2010

Semiconductor device with solder balls having high reliability

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,701,061
App. No.
11/553,916
Granted
Apr 20, 2010
Kind
B2
Abstract

A semiconductor device includes a substrate, a metal layer, an alloy layer and a Sn—Ag—Cu-based solder ball. The metal layer is configured to be formed on the substrate. The alloy layer is configured to be formed on the metal layer. The Sn—Ag—Cu-based solder ball is configured to be placed on the alloy layer. The alloy layer includes Ni and Zn as essential elements.

Claims (17)

1. A semiconductor device comprising:

a substrate;

a solder resist configured to be formed on said substrate and having an opening;

a metal layer configured to be formed on said substrate in said opening;

an alloy layer configured to be formed on said metal layer in said opening; and

a Sn—Ag—Cu-based solder ball configured to be placed on said alloy layer,

wherein said alloy layer comprises an alloy that includes Ni and Zn as essential elements, wherein said metal layer comprises:

a first layer configured to include a copper layer formed on said substrate, and

a second layer configured to include a nickel layer formed on said first layer, wherein said first and second layers are formed inside said opening.

2. The semiconductor device according to claim 1 , wherein said alloy layer essentially consists of Ni and Zn.

3. The semiconductor device according to claim 1 , wherein said alloy layer essentially consists of Ni, Au and Zn.

4. The semiconductor device according to claim 1 , wherein a thickness of said metal layer is in a range of 0.02 pm to 0.3 pm.

5. The semiconductor device according to claim 1 , wherein said metal layer includes:

a first metal layer configured to be composed of Ni,

wherein said alloy layer is formed on said first layer.

6. The semiconductor device according to claim 5 , wherein said alloy layer essentially consists of Ni and Zn.

7. The semiconductor device according to claim 5 , essentially consists of Ni, Au and Zn.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Nov 4, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025311/0851 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2006
From: KAWASHIRO, FUMIYOSHI
To: NEC ELECTRONICS CORPORATION
Reel/Frame 018452/0871 →