IP Library Granted Patent US 7,469,941
Granted Patent B2
US 7,469,941 · App. 11/580,849 · Granted Dec 30, 2008

Method of producing a wiring board

Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,469,941
App. No.
11/580,849
Granted
Dec 30, 2008
Kind
B2
Abstract

A wiring board comprises a substrate; a resin layer which is selectively formed on one main surface of the substrate and has fine metal particles contained or adhered to its surface; and a conductive metal layer which is formed on the resin layer with the fine metal particles interposed between them.

Claims (9)

1. A method of producing a wiring board, comprising:

selectively arranging resin particles, which have a resin as a main component and have fine metal particles with a particle diameter of 0.01 to 10 μm contained or adhered to their surfaces, on one main surface of a substrate;

fixing the resin particles to one main surface of the substrate; and

conducting electroless plating or electrolytic plating for the fixed resin layer by using the fine metal particles as plating nuclei so that a conductor metal layer can be formed to conform to a configuration of the fixed resin layer.

2. A method of producing a wiring board according to claim 1 , wherein the fine metal particles adhered to the surface of the resin layer are adhered to the surface of the resin layer by either adsorption of a metal complex or metal ion or direct adhesion of the fine metal particles.

3. A method of producing a wiring board according to claim 1 , further comprising a reducing step for reducing the adsorbed fine metal particles prior to the metal plating step when the resin particles which have the fine metal particles adhered to the surfaces of the particles by adsorption of a metal complex or metal ion are used.

4. A method of producing a wiring board according to claim 1 , further comprising an etching step for protruding at least the fine metal particles in part by an etching treatment prior to the metal plating step when the resin particles containing the fine metal particles are used.

5. A method of producing a wiring board according to claim 1 , wherein the resin particles are disposed on the substrate in the arranging step by a method selected from offset printing, relief printing, engraved printing, stencil printing and surface printing.

6. A method of producing a wiring board according to claim 1 , wherein the arranging step is comprised of disposing a solution, which has the resin particles dispersed into a solvent, on the substrate and drying to evaporate the solvent to remain the resin particles on the substrate.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2020
From: KIOXIA CORPORATION
To: KATANA SILICON TECHNOLOGIES LLC
Reel/Frame 052243/0355 →
CHANGE OF NAME Recorded Feb 3, 2020
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 051777/0705 →
MERGER AND CHANGE OF NAME Recorded Jan 31, 2020
From: TOSHIBA MEMORY CORPORATION; K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 051765/0117 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
Priority Claims (1)
JP 2004-118350 · Apr 13, 2004 · national
Continuity (2)
Division 1110346200 · Apr 12, 2005
Related Publication 20070029107A1 · Feb 8, 2007