IP Library Granted Patent US 7,566,614
Granted Patent B2
US 7,566,614 · App. 11/588,538 · Granted Jul 28, 2009

Capacitor of semiconductor device and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,566,614
App. No.
11/588,538
Granted
Jul 28, 2009
Kind
B2
Abstract

Disclosed are a capacitor of a semiconductor device and a method of fabricating the same. The capacitor includes a capacitor top electrode, a capacitor bottom electrode aligned with a bottom surface and three lateral sides of the capacitor top electrode, and a capacitor insulating layer between the capacitor top electrode and the capacitor bottom electrode.

Claims (14)

1. A method for fabricating a capacitor, the method comprising the steps of:

forming a dummy pattern on a semiconductor substrate;

forming a dielectric layer on the semiconductor substrate including the dummy pattern;

partially etching the dielectric layer to form an open area in the dielectric layer, and then removing the dummy pattern to form a first cavity;

filling the first cavity and an open area in the dielectric layer with a first metallic material, thereby forming a capacitor bottom electrode;

removing the dielectric layer in the capacitor bottom electrode to form a second cavity; and

filling the second cavity with an insulating layer and a second metallic material, thereby forming a capacitor insulating layer and a capacitor top electrode.

2. The method as claimed in claim 1 , wherein the dielectric layer is partially etched such that an upper portion of the dummy pattern is partially exposed.

3. The method as claimed in claim 1 , wherein the dummy pattern functions as an etch stop layer when partially etching the dielectric layer.

4. The method as claimed in claim 1 , wherein the dummy pattern includes polyimide, and removing the dummy pattern comprises etching the dummy pattern with an oxygen (O 2 ) plasma.

5. The method as claimed in claim 1 , wherein the dummy pattern includes silicon nitride, and removing the dummy pattern comprises wet etching the dummy pattern with aqueous H 3 PO 4 .

6. The method as claimed in claim 1 , wherein the capacitor bottom electrode includes a member selected from the group consisting of Al, W, Cu, TiN and TaN.

7. The method as claimed in claim 1 , wherein the capacitor insulating layer includes a member selected from the group consisting of TaO 2 , Al 2 O 3 , and SiN.

8. The method as claimed in claim 1 , wherein the capacitor top electrode includes a member selected from the group consisting of Ru, Pt, TiN, TaN and Al.

Assignments (3)
CHANGE OF NAME Recorded Nov 30, 2017
From: DONGBU HITEK CO., LTD.
To: DB HITEK CO., LTD
Reel/Frame 044555/0913 →
MERGER AND CHANGE OF NAME Recorded Nov 29, 2017
From: DONGBU ELECTRONICS CO., LTD.; DONGBU HITEK CO., LTD.
To: DONGBU HITEK CO., LTD.
Reel/Frame 044533/0523 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2006
From: LEE, KI MIN
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 018473/0528 →