IP Library Granted Patent US 7,449,784
Granted Patent B2
US 7,449,784 · App. 11/590,592 · Granted Nov 11, 2008

Device package and methods for the fabrication and testing thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,449,784
App. No.
11/590,592
Granted
Nov 11, 2008
Kind
B2
Abstract

Provided are methods of forming sealed via structures. One method involves: (a) providing a semiconductor substrate having a first surface and a second surface opposite the first surface; (b) forming a layer on the first surface of the substrate; (c) etching a via hole through the substrate from the second surface to the layer, the via hole having a first perimeter at the first surface; (d) forming an aperture in the layer, wherein the aperture has a second perimeter within the first perimeter; and (e) providing a conductive structure for sealing the via structure. Also provided are sealed via structures, methods of detecting leakage in a sealed device package, sealed device packages, device packages having cooling structures, and methods of bonding a first component to a second component.

Claims (12)

1. A sealed via structure, comprising:

a semiconductor substrate having a first surface and a second surface opposite the first surface;

a layer on the first surface of the substrate;

a via hole through the substrate from the second surface to the layer, the via hole having a first perimeter in the first surface;

an aperture in the layer, wherein the aperture has a second perimeter within the first perimeter; and

a metallization structure sealing the via structure.

2. A sealed via structure, comprising:

a semiconductor substrate having a first surface and a second surface opposite the first surface;

an insulating layer on the first surface of the substrate;

a via hole through the substrate from the second surface to the layer;

an aperture in the insulating layer; and

a metallization structure sealing the via structure.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE INSIDE THE ASSIGNMENT DOCUMENTATION PREVIOUSLY RECORDED AT REEL: 048698 FRAME: 0301. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 10, 2019
From: NUVOTRONICS, INC.
To: CUBIC CORPORATION
Reel/Frame 048843/0801 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2019
From: NUVOTRONICS, INC.
To: CUBIC CORPORATION
Reel/Frame 048698/0301 →