IP Library Granted Patent US 7,747,425
Granted Patent B1
US 7,747,425 · App. 11/593,729 · Granted Jun 29, 2010

System and method for peak current modeling for an IC design

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,747,425
App. No.
11/593,729
Granted
Jun 29, 2010
Kind
B1
Abstract

A peak current modeling method and system for modeling peak current demand of an integrated circuit (IC) block such as, e.g., a compilable memory instance. A current demand curve associated with the IC for a particular IC block event is obtained via simulation, for example. A defined time region associated with the particular IC block event is divided into multiple time segments, whereupon at least a first current value and a second current value for each time segment is obtained based on the current demand curve. Thereafter, the current demand curve is approximated, on a segment-by-segment basis, using a select approximate waveform depending on a relationship between the first and second current values.

Claims (38)

1. A peak current modeling method, executing on a computer system, the method comprising:

obtaining a current demand curve associated with an integrated circuit (IC) block for a particular IC block event;

dividing a defined time region associated with said particular IC block event into multiple time segments such that each time segment includes a local peak of said current demand curve;

obtaining at least one of a first current value and a second current value for each time segment based on said current demand curve; and

approximating said current demand curve, on a segment-by-segment basis, using a select approximate waveform depending on a relationship between said first and second current values.

2. The peak current modeling method as set forth in claim 1 , wherein said particular IC block event comprises a memory write cycle operation.

3. The peak current modeling method as set forth in claim 1 , wherein said particular IC block event comprises a memory read cycle operation.

4. The peak current modeling method as set forth in claim 1 , wherein said current demand curve is obtained by an initial simulation of said IC block.

5. The peak current modeling method as set forth in claim 4 , wherein said initial simulation is performed using SPICE.

6. The peak current modeling method as set forth in claim 1 , wherein said defined time region comprises a single clock cycle.

7. The peak current modeling method as set forth in claim 1 , wherein said first current value comprises an average current value and said second current value comprises a peak current value for a particular time segment.

8. The peak current modeling method as set forth in claim 7 , wherein said select approximate waveform comprises a triangular waveform if said average current value is less than half of said peak current value.

9. The peak current modeling method as set forth in claim 7 , wherein said select approximate waveform comprises a trapezoidal waveform if said average current value is greater than or equal to half of said peak current value.

10. The peak current modeling method as set forth in claim 1 , wherein said current demand curve is approximated for a particular time segment by said select approximate waveform such that a local peak of said current demand curve occurring during said particular time segment is substantially aligned with a peak of said select approximate waveform.

11. The peak current modeling method as set forth in claim 1 , wherein said multiple time segments are of substantially equal duration.

12. The peak current modeling method as set forth in claim 1 , wherein said IC block comprises a compilable memory instance.

13. A computer-implemented system for modeling peak current in an integrated circuit (IC) block, comprising:

a processor;

a memory configured to be accessed by said processor and containing instructions, wherein said instructions include instructions for obtaining a current demand curve associated with said IC block for a particular IC block event, instructions for dividing a defined time region associated with said particular IC block event into multiple time segments such that each time segment comprises a local peak of said current demand curve, instructions for obtaining at least one of a first current value and a second current value for each time segment based on said current demand curve, and instructions for approximating said current demand curve, on a segment-by-segment basis, using a select approximate waveform depending on a relationship between said first and second current values.

14. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said particular IC block event comprises a memory write cycle operation.

15. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said particular IC block event comprises a memory read cycle operation.

16. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said means for obtaining said current demand curve comprises a SPICE simulator.

17. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said defined time region comprises a single clock cycle.

18. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said first current value comprises an average current value and said second current value comprises a peak current value for a particular time segment.

19. The computer-implemented system for modeling peak current in an IC block as set forth in claim 18 , wherein said select approximate waveform comprises a triangular waveform if said average current value is less than half of said peak current value.

20. The computer-implemented system for modeling peak current in an IC block as set forth in claim 18 , wherein said select approximate waveform comprises a trapezoidal waveform if said average current value is greater than or equal to half of said peak current value.

21. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said current demand curve is approximated for a particular time segment by said select approximate waveform such that a local peak of said current demand curve occurring during said particular time segment is substantially aligned with a peak of said select approximate waveform.

22. The computer-implemented system for modeling peak current in an IC block as set forth in claim 13 , wherein said multiple time segments are of substantially equal duration.

23. A computer-readable medium on which is stored a computer program product operable to be executed in association with a computer system, said computer program product having instructions for modeling peak current in an integrated circuit (IC) block, comprising:

a code portion for dividing a current demand curve associated with a particular IC block event over a defined time region into multiple segments such that each segment includes a local peak of said current demand curve;

a code portion for obtaining at least one of a first current value and a second current value for each segment based on said current demand curve; and

a code portion for approximating said current demand curve, on a segment-by-segment basis, using a select approximate waveform depending on a relationship between said first and second current values.

24. The computer program product as set forth in claim 23 , wherein said particular IC block event comprises a memory write cycle operation.

25. The computer program product as set forth in claim 23 , wherein said particular IC block event comprises a memory read cycle operation.

26. The computer program product as set forth in claim 23 , wherein said defined time region comprises a single clock cycle.

27. The computer program product as set forth in claim 23 , wherein said first current value comprises an average current value and said second current value comprises a peak current value for a particular time segment.

28. The computer program product as set forth in claim 23 , wherein said code portion for approximating said current demand curve includes a code portion for applying a triangular waveform if said average current value is less than half of said peak current value.

29. The computer program product as set forth in claim 23 , wherein said code portion for approximating said current demand curve includes a code portion for applying a trapezoidal waveform if said average current value is greater than or equal to half of said peak current value.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2010
From: VIRAGE LOGIC CORPORATION; VL C.V.; ARC CORES LIMITED; ARC INTERNATIONAL I.P., INC.; ARC INTERNATIONAL INTELLECTUAL PROPERTY, INC.; ARC INTERNATIONAL LIMITED, FORMERLY ARC INTERNATIONAL PLC; ARC INTERNATIONAL (UK) LIMITED
To: SYNOPSYS, INC.
Reel/Frame 025105/0907 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2006
From: TIWARI, VIPIN KUMAR; BHATIA, MANISH; RAY, ABHIJIT
To: VIRAGE LOGIC CORP.
Reel/Frame 018575/0032 →