IP Library › Patent Application 11594441
Patent Application
App. No. 11/594,441

Large scale computing system with multi-lane mesochronous data transfers among computer nodes

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/594,441
Abstract

Large scale computing systems with multi-lane mesochronous data transfers among computer nodes. A large scale computing system includes a large plurality of computing nodes interconnected in a predefined topology. Each computing node is controlled by a corresponding clock signal, and the each clock signal has a mesochronous relationship to the clock signals on the other computing nodes. Each connection between nodes is a multi-lane connection, and each lane carries a serial stream of data that is mesochronously related to the other lanes. Each data lane is characterized relative to the other data lanes between the first and second node to determine relative delay in transmission between the first and second nodes. The transmission delays are equalized so that each data lane provides data for processing in the second clock domain in substantial synchronism with the other lanes.

Claims (9)

1 . A large scale computing system, comprising

a large plurality of computing nodes interconnected in a predefined topology, wherein each computing node is controlled by a corresponding clock signal, and wherein each clock signal has a mesochronous relationship to the clock signals on the other computing nodes;

wherein each computing node is directly connected to a relatively small sized set of other computing nodes under the predefined topology;

wherein each connection between nodes is a multi-lane connection, each lane of the multi-lane communication for carrying a serial stream of data, and each lane mesochronously related to the other lanes.

2 . The system of claim 1 wherein each node includes transmitter logic for sending a signal to connected computing nodes wherein the signal includes embedded data and clock signal.

3 . A method of synchronizing a multiple lane data transfer between a first computing node and a second computing node in a computing system having a large plurality of computing nodes interconnected in a predefined topology, and in which the first computing node is in a first clock domain and the second computing node is in a second clock domain and wherein the first and second clock domains are mesochronously related, the method comprising:

for each data lane between the first and second node, configuring the lane to enable the reception of a serial data stream from the first node and to enable parallel, deserialized transfer to the second clock domain of the second node;

characterizing each data lane relative to the other data lanes between the first and second node to determine relative delay in transmission between the first and second nodes;

equalizing the transmission delays so that each data lane provides data for processing in the second clock domain in substantial synchronism with the other lanes.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2009
From: HERCULES TECHNOLOGY I, LLC
To: HERCULES TECHNOLOGY II, LLC
Reel/Frame 023719/0088 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2009
From: HERCULES TECHNOLOGY, II L.P.
To: HERCULES TECHNOLOGY I, LLC
Reel/Frame 023334/0418 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2007
From: GODIWALA, NITIN; REILLY, MATTHEW H.
To: SICORTEX, INC.
Reel/Frame 018814/0932 →