IP Library Patent Application 11607888
Patent Application
App. No. 11/607,888

Processor apparatus including specific signal processor core capable of dynamically scheduling tasks and its task control method

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/607,888
Abstract

In a processor apparatus, at least one general purpose central processing unit loads object codes of requested newly-dispatched tasks to a memory. At least one specific signal processing unit core downloads the object codes of the newly-dispatched tasks from the memory to dynamically schedule generation and extinction of the newly-dispatched tasks and schedules operations of currently-executed tasks in accordance with instructions from the general purpose central processing unit.

Claims (29)

1 . A processor apparatus comprising:

at least one general purpose central processing unit adapted to load object codes of requested newly-dispatched tasks to a memory;

at least one specific signal processing unit core adapted to download the object codes of said newly-dispatched tasks from said memory to dynamically schedule generation and extinction of said newly-dispatched tasks and schedule operations of currently-executed tasks in accordance with instructions from said general purpose central processing unit.

2 . The processor apparatus as set forth in claim 1 , wherein a format of each said instructions is formed by a field of a requested instruction content of a command, a field of a source of the command, a field of a destination of result data of the command, and a field showing a priority of the requested instruction content of said command.

3 . The processor apparatus as set forth in claim 1 , wherein when said command is a specific signal processing request, said specific signal processing unit core downloads the object codes of a respective one of said newly-dispatched tasks.

4 . The processor apparatus as set forth in claim 2 , wherein when said command is a processing start command, said specific signal processing unit core starts execution of a respective one of said newly-dispatched tasks.

5 . The processor apparatus as set forth in claim 2 , wherein when said command is a processing end command, said specific signal processing unit core ends execution of a respective one of said newly-dispatched tasks.

6 . The processor apparatus as set forth in claim 1 , wherein when said command is a specific signal processing request, said specific signal processing unit core downloads the object codes of a respective one of said newly-dispatched tasks, and subsequently, starts execution of the respective one of said newly-dispatched tasks.

7 . The processor apparatus as set forth in claim 1 , wherein said general purpose central processing unit comprises a plurality of general purpose processing unit cores, each of said general purpose central processing unit cores including:

a central processing unit;

a processor element; and

a cache memory section.

8 . The processor apparatus as set forth in claim 1 , wherein said general purpose central processing unit comprises a symmetrical multiprocessor, said symmetrical multiprocessor including:

a plurality of processor elements; and

a snoop cache memory section.

9 . The processor apparatus as set forth in claim 1 , wherein said general purpose central processing unit comprises a single general purpose processing unit core, said general purpose central processing unit core including:

a central processing unit; and

a cache memory section.

10 . The processor apparatus as set forth in claim 1 , wherein said memory comprises a shared memory section of an internal memory.

11 . The processor apparatus as set forth in claim 1 , wherein said memory comprises a shared memory section of an external memory.

12 . A task control method for a processor apparatus including at least one general purpose central processing unit core and at least one specific signal processing unit core, comprising:

downloading object codes of a task to said specific signal processing unit core in accordance with a respective one of specific signal processing request signals corresponding to processes of said general purpose central processing unit core;

starting execution of said task by said specific signal processing unit core; and

ending the execution of said task when said specific signal processing unit core has received a respective one of processing end signals relating to said specific signal processing request signals from said general purpose central processing unit core.

13 . The method as set forth in claim 12 , wherein said specific signal processing unit core starts said execution of said task in response to a receipt of a respective one of processing start signals relating to said specific signal processing request signals from said general purpose central processing unit core.

14 . A task control method for a processor apparatus including a plurality of processor elements and a specific signal processing unit core, comprising:

executing a first task requested from a first process of a first one of said processor elements by said specific signal processor core;

executing a second task requested from a second process of a second one of said processor elements by said specific signal processor core, said first and second tasks being parallelly executed; and

ending execution of said first task to release a memory for a third process of a third one of said processor elements.

Assignments (2)
CHANGE OF NAME Recorded Nov 5, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025315/0201 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2006
From: MINAKAMI, TETSUYA
To: NEC ELECTRONICS CORPORATION
Reel/Frame 018664/0501 →