IP Library Granted Patent US 7,802,241
Granted Patent B2
US 7,802,241 · App. 11/609,102 · Granted Sep 21, 2010

Method for estimating processor energy usage

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,802,241
App. No.
11/609,102
Granted
Sep 21, 2010
Kind
B2
Abstract

A method for estimating energy usage of a program code executed by a very long instruction word (VLIW) processor. The program code includes multiple instructions, which are organized as groups referred to as execution sets. The instructions of an execution set are executed simultaneously. A no operation (NOP) energy and incremental instruction energy for each execution set of the program code are determined to compute a base energy of each execution set. An inter-execution set energy of each execution set is then computed. The estimated energy usage of each execution set is determined by adding the corresponding inter-execution set energies to the base energies. A stall energy consumed on account of executing the program code is then computed. Finally, the estimated energy usage of the program code is determined by adding the stall energy to the determined energies of all the execution sets.

Claims (44)

1. In an electronic device having a very long instruction word (VLIW) processor, a method for estimating energy usage of a program code executed by said processor, the program code including a plurality of instructions organized as groups of execution sets that execute substantially simultaneously, the method comprising:

determining a no operation (NOP) energy for each execution set based on a position and length of the execution set, and number of cycles for executing the execution set;

determining an incremental instruction energy of each instruction of each execution set based on predicated execution thereof;

computing a base energy of each execution set by adding the NOP energy and the incremental instruction energy of the respective execution sets;

computing an inter-execution set energy of each execution set based on a number of instruction changes in the execution set;

determining the estimated energy usage of each execution set by adding the base energy and the inter-execution set energy thereof; and

determining the estimated energy usage of the program code by adding the determined energies of all of the execution sets.

2. The energy usage estimation method of claim 1 , further comprising the step of determining a stall energy of the program code, and wherein determining the estimated energy usage of the program code further comprises adding the determined stall energy to the determined energies of all of the execution sets.

3. The energy usage estimation method of claim 2 , wherein the stall energy accounts for cache misses and memory contention of the VLIW processor.

4. The energy usage estimation method of claim 1 , wherein the position of the program code is selected from one of a short hardware loop and a long hardware loop, wherein the short and long hardware loops include one or more execution sets, and a straight line position.

5. The energy usage estimation method of claim 1 , wherein computing the inter-execution set energy comprises identifying a first set of instruction changes and a second set of instruction changes.

6. The energy usage estimation method of claim 5 , wherein the first set of instruction changes includes changes from instructions of one functional unit to instructions of a different functional unit.

7. The energy usage estimation method of claim 5 , wherein the second set of instruction changes includes functional to NOP instruction changes, functional to prefix instruction changes, NOP to functional instruction changes, and prefix to functional instruction changes.

8. The energy usage estimation method of claim 5 , wherein the inter-execution set energy is computed from a predefined distribution characteristic of the inter-execution set energy that is determined from a predetermined distribution of the first and the second sets of instruction changes.

9. The energy usage estimation method of claim 8 , wherein the predefined distribution characteristic is used to compute a set of inter-execution set energy coefficients.

10. The energy usage estimation method of claim 9 , wherein the set of inter-execution set energy coefficients and the number of instruction changes in each of the first and second sets of instruction changes are used to compute the inter-execution set energy.

11. The energy usage estimation method of claim 1 , wherein determining the incremental instruction energy comprises using at least one table including predetermined values.

12. The energy usage estimation method of claim 11 , wherein using the at least one table comprises using an incremental energy table for unconditional and true conditional instructions of the plurality of instructions.

13. The energy usage estimation method of claim 12 , wherein the incremental energy table includes an incremental energy value for each instruction type.

14. The energy usage estimation method of claim 11 , wherein using the at least one table comprises using a reduced incremental energy table for false conditional instructions of the plurality of instructions.

15. The energy usage estimation method of claim 14 , wherein the reduced incremental energy table includes a reduced incremental energy value for each instruction of the plurality of instructions.

16. The energy usage estimation method of claim 1 , further comprising the steps of:

comparing the estimated energy usage with a predetermined energy usage level; and

rewriting the program code if the estimated energy usage is greater than the predetermined energy usage level.

17. The energy usage estimation method of claim 1 , further comprising the steps of:

subtracting the estimated energy usage from a current battery energy level; and

predicting an amount of time until the battery energy level falls below a predetermined value.

18. In a battery operated electronic device having a very long instruction word (VLIW) processor, a system for estimating energy usage of a program code executed by said processor, the program code including a plurality of instructions organized as groups of execution sets that execute substantially simultaneously, the system comprising:

a base energy calculator for computing a base energy of each execution set by adding a no operation (NOP) energy and an incremental instruction energy of the respective execution sets;

an inter-execution set energy calculator for computing an inter-execution set energy of each execution set based on a number of instruction changes in the execution set;

an execution set energy calculator coupled to the base energy calculator and the inter-execution set energy calculator, for determining the estimated energy usage of each execution set by adding the base energy and the inter-execution set energy thereof;

a stall energy calculator for computing a stall energy of the program code; and

an energy calculator coupled to the execution set energy calculator and the stall energy calculator, for determining the estimated energy usage of the program code by adding the determined energies of all of the execution sets and the stall energy.

19. The energy usage estimation system of claim 18 , wherein the base energy calculator comprises:

an NOP energy calculator for determining the NOP energy;

an incremental instruction energy calculator for determining an incremental instruction energy of each instruction of each execution set based on predicated execution thereof; and

a summation module coupled to the NOP energy calculator and the incremental instruction calculator, for summing the NOP energy and the incremental instruction energy to compute the base energy.

20. A non-transitory computer readable storage medium for storing a computer program for estimating energy usage of a program code executed by a very long instruction word (VLIW) processor, the program code including a plurality of instructions organized as groups of execution sets that execute substantially simultaneously, the computer program comprising:

program instructions for determining a no operation (NOP) energy for each execution set based on a position and length of the execution set, and number of cycles for executing the execution set;

program instructions for determining an incremental instruction energy of each instruction of each execution set based on predicated execution thereof;

program instructions for computing a base energy of each execution set by adding the NOP energy and the incremental instruction energy of the respective execution sets;

program instructions for computing an inter-execution set energy of each execution set based on a number of instruction changes in the execution set;

program instructions for determining the estimated energy usage of each execution set by adding the base energy and the inter-execution set energy thereof; and

program instructions for determining the estimated energy usage of the program code by adding the determined energies of all of the execution sets.

Assignments (31)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
323.01(C) ASSIGNMENT OR CHANGE OF NAME IMPROPERLY FILED AND RECORDED BY ANOTHER PERSON AGAINST OWNER'S PATENT Recorded Oct 3, 2019
From: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 052459/0656 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2017
From: NORTH STAR INNOVATIONS INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 041717/0736 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0640 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded Sep 19, 2007
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 019847/0804 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2006
From: ROY, SOURAV; MATHUR, ASHISH
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 018625/0988 →