IP Library Granted Patent US 7,456,667
Granted Patent B2
US 7,456,667 · App. 11/644,284 · Granted Nov 25, 2008

Electrical signal duty cycle modification

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,456,667
App. No.
11/644,284
Granted
Nov 25, 2008
Kind
B2
Abstract

The duty cycle of a signal is modified by passing the signal through a plurality of inverting stages. The inverting stages each have bias circuitry to influence the input switching threshold of inverters. Multiple duty cycle modification circuits produce non-overlapping local oscillator signals in a system.

Claims (26)

1. A circuit comprising:

a plurality of inverting stages, wherein each of the plurality of inverting stages includes an inverter and bias circuitry to influence an input switching threshold of the inverter, and wherein the bias circuitry includes a feedback resistor coupled between an input node of the inverter and an output node of the inverter, and a second resistor coupled to the input of the inverter; and

a switch coupled to the second resistor, wherein the switch is operable to couple the second resistor to at least one voltage potential.

2. The circuit of claim 1 wherein the switch is operable to couple the second resistor to either a voltage potential below a nominal input switching threshold voltage or a voltage potential above the nominal input switching threshold voltage.

3. The circuit of claim 1 further comprising capacitors coupled between the plurality of inverting stages.

4. The circuit of claim 1 wherein the second resistor of each inverting stage has a different value.

5. The circuit of claim 1 wherein the bias circuitry comprises a digital-to-analog converter coupled to an input node of the inverter.

6. A circuit comprising:

a plurality of inverting stages, wherein each of the plurality of inverting stages includes an inverter and bias circuitry to influence an input switching threshold of the inverter, wherein the bias circuitry comprises a digital-to-analog converter coupled to an input node of the inverter and a resistor coupled between the input node of the inverter and an output node of the inverter.

7. The circuit of claim 6 wherein the digital-to-analog converter comprises a one-bit digital-to-analog converter.

8. The circuit of claim 6 wherein the digital-to-analog converter comprises a multi-bit digital-to-analog converter.

9. A circuit comprising:

a plurality of inverting stages, wherein each of the plurality of inverting stages includes an inverter and bias circuitry to influence an input switching threshold of the inverter, wherein the bias circuitry comprises a digital-to-analog converter coupled to an input node of the inverter, and wherein each of the plurality of inverting stages has an AC coupled input.

10. A system comprising:

an antenna; and

a mixer circuit coupled to receive a signal from the antenna, and at least one duty cycle modification circuit to modify a duty cycle of a local oscillator signal prior to providing the local oscillator signal to the mixer circuit, the at least one duty cycle modification circuit comprising a plurality of inverting stages, wherein each of the plurality of inverting stages includes an inverter and bias circuitry to influence an input switching threshold of the inverter, wherein the bias circuitry includes a feedback resistor coupled between an input node of the inverter and an output node of the inverter, a second resistor coupled to the input of the inverter, and a switch coupled to the second resistor, wherein the switch is operable to couple the second resistor to at least one voltage potential.

11. The system of claim 10 wherein the switch is operable to couple the second resistor to either a voltage potential below a nominal input switching threshold voltage or a voltage potential above the nominal input switching threshold voltage.

12. The system of claim 10 further comprising capacitors coupled between the plurality of inverting stages.

13. The system of claim 10 wherein the second resistor of each inverting stage has a different value.

14. A system comprising:

an antenna; and

a mixer circuit coupled to receive a signal from the antenna, and at least one duty cycle modification circuit to modify a duty cycle of a local oscillator signal prior to providing the local oscillator signal to the mixer circuit, the at least one duty cycle modification circuit comprising a plurality of inverting stages, wherein each of the plurality of inverting stages includes an inverter and bias circuitry to influence an input switching threshold of the inverter, wherein the bias circuitry includes a feedback resistor coupled between an input node of the inverter and an output node of the inverter, a second resistor coupled to the input of the inverter, and a digital-to-analog converter coupled to an input node of the inverter.

15. The system of claim 14 further comprising capacitors coupled between the plurality of inverting stages.

16. The system of claim 14 wherein the second resistor of each inverting stage has a different value.

17. The system of claim 14 wherein the digital-to-analog converter comprises a one-bit digital-to-analog converter.

18. The system of claim 14 wherein the digital-to-analog converter comprises a multi-bit digital-to-analog converter.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2008
From: TAYLOR, STEWART S.; ZHAN, JING-HONG C.
To: INTEL CORPORATION
Reel/Frame 021601/0814 →