IP Library Granted Patent US 7,709,297
Granted Patent B2
US 7,709,297 · App. 11/648,719 · Granted May 4, 2010

Microelectronic package with thermal access

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,709,297
App. No.
11/648,719
Granted
May 4, 2010
Kind
B2
Abstract

A method of forming a microelectronic package including the steps of providing a three-layer metal plate, having a first layer, a second layer and a third layer. A plurality of conductive elements is formed from the first layer of the metal plate. A dielectric sheet is attached to the first layer of the metal plate, such that the dielectric sheet is remote from the third layer. A plurality of conductive features is then formed from the third layer of the metal plate which are also remote from the dielectric sheet. A microelectronic element is next electrically conducted to the conductive elements and a heat spreader is thermally connected the microelectronic element.

Claims (17)

1. A method of forming a microelectronic package comprising the steps of:

a) providing a three-layer metal plate having a first layer, a second layer and a third layer;

b) forming a plurality of conductive elements from said first layer of said metal plate;

c) attaching a dielectric sheet to said first layer, said dielectric sheet being remote from said third layer;

d) forming a plurality of conductive features from said third layer of said metal plate, said conductive features being remote from said dielectric sheet;

e) electrically connecting a microelectronic element to said conductive elements; and

f) thermally connecting a heat spreader to said microelectronic element.

2. The method of claim 1 , wherein the step of forming said plurality of conductive elements includes forming traces, and wherein said traces are electrically connected to said microelectronic element and said conductive features formed from said third layer.

3. The method of claim 1 , wherein the step of forming said plurality of conductive elements from said first layer includes forming traces and a ground plate, said traces being electrically isolated from said ground plate.

4. The method of claim 2 , wherein said conductive elements include bond pads and contact pads, said bond pads being disposed at first ends of said traces and said contact pads being disposed at second ends of said traces, such that said traces, bond pads and contact pads are in electrical communication with one another.

5. The method of claim 4 , wherein said conductive features formed from said third layer includes posts, at least some of said posts being in electrical communication with at least some of said contact pads formed from said first layer.

6. The method of claim 5 , wherein at least one of said posts formed from said third layer is attached to said ground plate.

7. The method of claim 6 , wherein a thermally conductive material is disposed on said microelectronic element such that said microelectronic element and said heat spreader are thermally connected at least in part by said thermally conductive material.

8. A method for forming a microelectronic assembly comprising the method of claim 1 , further comprising providing a circuit panel having contacts and a thermal pad, electrically connecting at least some of said conductive features of said third layer with said contacts of said circuit panel, thermally connecting said heat spreader with said thermal pad of said circuit panel.

9. The method of claim 1 , wherein said heat spreader is formed from said third layer of said metal plate.

10. The method of claim 1 , wherein said heat spreader is comprised of a solder.

11. The method of claim 1 , further comprising removing a portion of said dielectric sheet to form a cavity, wherein a first surface of at least some of said conductive elements is exposed in said cavity, wherein the step of connecting said microelectronic element to said conductive elements includes disposing said microelectronic element in said cavity and electrically connecting said microelectronic element to said first surfaces of said conductive elements exposed in said cavity.

Assignments (6)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073657/0979 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0661 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2007
From: HABA, BELGACEM; WILSON, STUART E.
To: TESSERA, INC.
Reel/Frame 019736/0538 →