IP Library Granted Patent US 7,514,314
Granted Patent B2
US 7,514,314 · App. 11/657,570 · Granted Apr 7, 2009

Method of manufacturing semiconductor device and semiconductor memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,514,314
App. No.
11/657,570
Granted
Apr 7, 2009
Kind
B2
Abstract

A method of manufacturing a semiconductor device includes: (A) forming a gate electrode of a transistor on a substrate, a top layer of the gate electrode being a first metal film; (B) blanket depositing an interlayer insulating film; and (C) forming a first contact hole contacting the gate electrode and a second contact hole contacting a surface of the substrate. The method further includes: (D) siliciding an exposed surface of the first metal film to form a first silicide at a bottom of the first contact hole; (E) after the (D) process, blanket depositing a second metal film; and (F) after the (E) process, forming a second silicide at a bottom of the second contact hole through a silicide reaction between the second metal film and the surface of the substrate.

Claims (51)

1. A method of manufacturing a semiconductor device comprising:

(A) forming a gate electrode of a transistor on a substrate, wherein a top layer of said gate electrode is a first metal film;

(B) blanket depositing an interlayer insulating film;

(C) forming a first contact hole contacting said gate electrode and a second contact hole contacting a surface of said substrate by etching said interlayer insulating film using a mask;

(D) after said (C) process, siliciding an exposed surface of said first metal film to form a first silicide at a bottom of said first contact hole;

(E) after said (D) process, blanket depositing a second metal film;

(F) after said (E) process, forming a second silicide at a bottom of said second contact hole through a silicide reaction between said second metal film and said surface of said substrate; and

(G) after said (F) process, removing said second metal film that is unreacted.

2. The method according to claim 1 ,

wherein said (D) process includes:

(D1) after said (C) process, oxidizing said surface of said substrate to form an oxide film at a bottom of said second contact hole;

(D2) after said (D1) process, blanket depositing a silicon film; and

(D3) after said (D2) process, forming said first silicide at a bottom of said first contact hole through a silicide reaction between said silicon film and said first metal film.

3. The method according to claim 2 ,

wherein said (D) process further includes:

(D4) removing said silicon film that is unreacted; and

(D5) removing said oxide film at a bottom of said second contact hole.

4. The method according to claim 1 ,

wherein said (D) process includes:

(D1) after said (C) process, blanket depositing a silicon film;

(D2) after said (D1) process, forming said first silicide at a bottom of said first contact hole through a silicide reaction between said silicon film and said first metal film; and

(D3) after said (D2) process, removing said silicon film at a surface by CMP (Chemical Mechanical Polishing).

5. The method according to claim 1 ,

wherein said first metal film is a tungsten film, and said unreacted second metal film is removed by using solution including H 2 O 2 in said (G) process.

6. A method of manufacturing a semiconductor memory device comprising:

(a) forming a select transistor of a memory cell on a substrate, wherein a top layer of a gate electrode of said select transistor is a first metal film;

(b) forming a contact plug on a diffusion layer of said select transistor;

(c) blanket depositing an interlayer insulating film;

(d) forming a first contact hole contacting said gate electrode and a second contact hole contacting said contact plug by etching said interlayer insulating film using a mask;

(e) after said (d) process, siliciding an exposed surface of said first metal film to form a first silicide at a bottom of said first contact hole;

(f) after said (e) process, blanket depositing a second metal film;

(g) after said (f) process, forming a second silicide at a bottom of said second contact hole through a silicide reaction between said second metal film and a surface of said contact plug; and

(h) after said (g) process, removing said second metal film that is unreacted.

7. The method according to claim 6 ,

wherein said (e) process includes:

(e1) after said (d) process, oxidizing said surface of said contact plug to form an oxide film at a bottom of said second contact hole;

(e2) after said (e1) process, blanket depositing a silicon film; and

(e3) after said (e2) process, forming said first silicide at a bottom of said first contact hole through a silicide reaction between said silicon film and said first metal film.

8. The method according to claim 7 ,

wherein said (e) process further includes:

(e4) removing said silicon film that is unreacted; and

(e5) removing said oxide film at a bottom of said second contact hole.

9. The method according to claim 6 ,

wherein said (e) process includes:

(e1) after said (d) process, blanket depositing a silicon film;

(e2) after said (e1) process, forming said first silicide at a bottom of said first contact hole through a silicide reaction between said silicon film and said first metal film; and

(e3) after said (e2) process, removing said silicon film at a surface by CMP (Chemical Mechanical Polishing).

10. The method according to claim 6 , further comprising:

(i) filling said second contact hole with a plug connecting between said second silicide and a capacitor of said memory cell.

11. The method according to claim 6 ,

wherein said first metal film is a tungsten film, and said unreacted second metal film is removed by using solution including H 2 O 2 in said (h) process.

Assignments (5)
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032900/0568 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2007
From: FUJIMOTO, SHUN
To: ELPIDA MEMORY, INC.
Reel/Frame 018842/0710 →