IP Library Granted Patent US 7,455,540
Granted Patent B2
US 7,455,540 · App. 11/691,369 · Granted Nov 25, 2008

Electrical contactor, especially wafer level contactor, using fluid pressure

Assignee: FormFactor, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,455,540
App. No.
11/691,369
Granted
Nov 25, 2008
Kind
B2
Abstract

An interconnect assembly can include a semiconductor device that is to be tested, and the semiconductor device can include compliant, elongate contact structures that provide an electrical interface to the semiconductor device. The interconnect assembly can also include a flexible wiring substrate, which can have electrical connections to a semiconductor tester. The flexible wiring substrate can also include electrically conductive contact features located on the substrate in a pattern that corresponds to the elongate contact structures of the semiconductor device to be tested. The flexible wiring substrate can also include wiring that interconnects the probes to the electrical connections to the semiconductor tester. The semiconductor device can be located such that some of the elongate contact structures of the semiconductor device are near some of the conductive contact features of the substrate.

Claims (18)

1. An interconnect assembly comprising:

a semiconductor device to be tested;

a plurality of compliant, elongate contact structures disposed on said semiconductor device, said contact structures providing an electrical interface to said semiconductor device;

a flexible wiring substrate including a plurality of electrical connections to a semiconductor tester; and

a plurality of electrically conductive contact features disposed on said substrate in a pattern corresponding to said elongate contact structures of said semiconductor device to be tested,

wherein said wiring of said substrate interconnects ones of said conductive contact features to ones of said electrical connections to said semiconductor tester,

wherein said semiconductor device is disposed such that ones of said elongate contact structures of said semiconductor device are in proximity to ones of said conductive contact features of said substrate.

2. The interconnect assembly of claim 1 further comprising means for flexing said substrate and thereby causing ones of said conductive contact features of said substrate to engage ones of said elongate contact structures of said semiconductor device.

3. The interconnect assembly of claim 1 , wherein said semiconductor device comprises an integrated circuit.

4. The interconnect assembly of claim 1 , wherein said semiconductor device comprises a semiconductor wafer containing a plurality of integrated circuits.

5. The interconnect assembly of claim 1 , wherein said semiconductor device comprises at least one stop structure defining a minimum separation of said substrate from said semiconductor device.

6. The interconnect assembly of claim 1 further comprising at least one stop structure disposed on said substrate defining a minimum separation of said substrate from said semiconductor device.

7. The interconnect assembly of claim 1 further comprising means for connecting said electrical connections of said substrate to said semiconductor tester.

8. The interconnect assembly of claim 1 further comprising at least one electrical device disposed on said substrate.

9. The interconnect assembly of claim 8 , wherein said electrical device comprises an integrated circuit.

10. The interconnect assembly of claim 8 , wherein said electrical device comprises a test circuit.

11. The interconnect assembly of claim 1 , wherein said elongate contact structures of said semiconductor device are resilient.

12. The interconnect assembly of claim 1 , wherein said elongate contact structures of said semiconductor device are springs.

Assignments (2)
RELEASE OF SECURITY INTEREST Recorded Aug 7, 2025
From: HSBC BANK USA, NATIONAL ASSOCIATION
To: FORMFACTOR, INC.
Reel/Frame 072853/0001 →
SECURITY INTEREST IN UNITED STATES PATENTS AND TRADEMARKS Recorded Jul 12, 2016
From: FORMFACTOR, INC.; ASTRIA SEMICONDUCTOR HOLDINGS, INC.; CASCADE MICROTECH, INC.; MICRO-PROBE INCORPORATED
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 039184/0280 →
Continuity (3)
Division 1022211400 · Aug 15, 2002
Continuation 0937675900 · Aug 17, 1999
Related Publication 20070287304A1 · Dec 13, 2007