IP Library Granted Patent US 7,638,903
Granted Patent B2
US 7,638,903 · App. 11/695,974 · Granted Dec 29, 2009

Power supply selection for multiple circuits on an integrated circuit

Assignee: Freescale Semiconductor, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,638,903
App. No.
11/695,974
Granted
Dec 29, 2009
Kind
B2
Abstract

An integrated circuit comprising a plurality of circuits is provided. The integrated circuit further comprises a plurality of power circuits, wherein each of the plurality of power circuits can supply a selected voltage to at least one of the plurality of circuits.

Claims (37)

1. An integrated circuit comprising a plurality of circuits, the integrated circuit comprising:

control circuitry for providing first control information and for providing second control information;

a first power circuit for receiving the first control information and for providing a first voltage,

wherein the first voltage is determined by the first control information, and

wherein the first power circuit comprises a first charge pump and a first regulator coupled via a first feedback path from the first regulator to the first charge pump;

a second power circuit for receiving the first control information and for providing a second voltage,

wherein the second voltage is determined by the first control information, and

wherein the second power circuit comprises a second charge pump and a second regulator coupled via a second feedback path from the second regulator to the second charge pump; and

switching circuitry coupled to the plurality of circuits, to the first power circuit, and to the second power circuit, said switching circuitry receiving the second control information,

wherein the first power circuit is couplable via the switching circuitry to a first one of the plurality of circuits in response to the second control information received by the switching circuitry, and

wherein the second power circuit is couplable via the switching circuitry to said first one of the plurality of circuits in response to the second control information received by the switching circuitry.

2. The integrated circuit of claim 1 , wherein each of the plurality of circuits comprises a processing core.

3. The integrated circuit of claim 1 , wherein the first power circuit provides the first voltage to more than one of the plurality of circuits.

4. The integrated circuit of claim 1 , wherein the first and second power circuits are provided the first control information via a serial bus.

5. The integrated circuit of claim 1 , wherein the plurality of circuits and the first and second power circuits are packaged as a single integrated circuit package comprising a plurality of integrated circuits.

6. The integrated circuit of claim 5 , wherein the plurality of integrated circuits communicate via a serial bus.

7. The integrated circuit of claim 1 , wherein the first voltage provided by the first power circuit is higher than an input voltage received by the first power circuit.

8. The integrated circuit of claim 7 , wherein the second voltage provided by the second power circuit is higher than the input voltage received by the second power circuit.

9. The integrated circuit of claim 1 , wherein the first one of the plurality of circuits is initially coupled to the first power circuit, and is dynamically switched by the switching circuitry to be coupled to the second power circuit.

10. An integrated circuit comprising a plurality of circuits, the integrated circuit comprising:

a plurality of power circuits, wherein each of the plurality of power circuits can supply a selected voltage to more than one of the plurality of circuits; and

switching circuitry coupled to the each of the plurality of circuits and to each of the plurality of power circuits, said switching circuitry receiving control information,

wherein the switching circuitry switches a first one of the plurality of circuits from being coupled to the first power circuit to being coupled to the second power circuit in response to the control information.

11. The integrated circuit of claim 10 , wherein each of the plurality of circuits comprises a processing core.

12. The integrated circuit of claim 10 , wherein each of the plurality of power circuits comprises a charge pump and a regulator.

13. The integrated circuit of claim 10 , wherein the plurality of circuits and the plurality of power circuits are packaged as a single integrated circuit package comprising a plurality of integrated circuits.

14. The integrated circuit of claim 13 , wherein the plurality of integrated circuits communicate via a serial bus.

15. The integrated circuit of claim 10 , wherein a second one of the plurality of circuits is coupled via the switching circuitry to receive power from the first power circuit when the control information configures a first connectivity, and said second one of the plurality of circuits is coupled via the switching circuitry to receive power from the second power circuit when the control information configures a second connectivity.

16. The integrated circuit of claim 10 , wherein at least one of the plurality of power circuits can supply a selected voltage to at least a subset of the plurality of circuits, wherein the subset of the plurality of circuits comprises at least three circuits.

17. A method for providing a selected voltage to one of a plurality of circuits located on an integrated circuit, the method comprising:

in response to a control signal configuring a first connectivity, coupling a first power circuit to a first one of a plurality of circuits for providing power from the first power circuit to the first one of the plurality of circuits; and

in response to the control signal configuring a second connectivity, coupling a second power circuit to said first one of the plurality of circuits for providing power from the second power circuit to said first one of the plurality of circuits.

18. The method of claim 17 further comprising receiving the control signal via a serial bus connected to the first power circuit and to the second power circuit.

19. The method of claim 17 , wherein a first voltage provided by the first power circuit to said first one of the plurality of circuits is greater than an input voltage provided to the integrated circuit, and wherein a second voltage provided by the second power circuit to said first one of the plurality of circuits is less than the input voltage provided to the integrated circuit.

20. The method of claim 17 , further comprising:

in response to the control signal configuring a third connectivity, decoupling the first power circuit from said first one of the plurality of circuits and coupling the second power circuit to said first one of the plurality of circuits.

21. The method of claim 17 , wherein the control signal which configures the connectivity between the plurality of circuits and the first and second power circuits is at least one of a pre-determined control signal or a dynamically generated control signal.

Assignments (20)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 038337/0027 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0655 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037355/0723 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024079/0082 →
SECURITY AGREEMENT Recorded Nov 1, 2007
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 020045/0448 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2007
From: PELLEY, III, PERRY H.; MOYER, WILLIAM C.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 019106/0475 →
Continuity (1)
Related Publication 20080246341A1 · Oct 9, 2008