IP Library › Granted Patent US 7,648,852
Granted Patent B2
US 7,648,852 · App. 11/696,805 · Granted Jan 19, 2010

Low-voltage organic thin film transistor and fabrication method thereof

Assignee: Dong-A University Research Foundation For Industry-Academy Cooperation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,648,852
App. No.
11/696,805
Granted
Jan 19, 2010
Kind
B2
Abstract

The present invention provides an organic thin film transistor (OTFT) being operatable at a low-voltage. The OTFT has a gate dielectric layer of ultra-thin metal oxide or a dual gate dielectric layer of metal oxide and organic dielectric. The metal oxide layer is self-grown to a thickness lower than 10 nm by direct oxidation of a metal gate electrode in O 2 plasma process at a temperature lower than 100° C. The gate electrode is deposited with pattern on a plastic or glass substrate. An organic semiconductor layer is deposited on the gate dielectric layer, and source/drain electrodes are formed thereon. In case the dual gate dielectric layer is used, the source/drain electrodes can be disposed under the organic semiconductor layer to realize a bottom contact structure.

Claims (8)

1. A method of fabricating an organic thin film transistor, the method comprising:

forming a gate electrode by depositing metal on a substrate;

forming a gate dielectric layer on surfaces of the gate electrode by self-growing a metal oxide layer to a thickness lower than 10 nm through direct oxidation of the gate electrode in O 2 plasma process at a low temperature lower than 100° C.;

depositing an organic semiconductor layer on the gate dielectric layer; and

forming source/drain electrodes on the organic semiconductor layer such that the source/drain electrodes are spaced apart from each other.

2. The method of claim 1 , wherein the forming of the gate electrode and the forming of the gate dielectric layer are in-situ performed.

3. The method of claim 2 , wherein the depositing of the metal for the gate electrode is performed using a shadow mask with pattern.

4. The method of claim 1 , wherein the substrate is made of plastic or glass.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2009
From: YANG, JAE WOO
To: DONG-A UNIVERSITY RESEARCH FOUNDATION FOR INDUSTRY-ACADEMY COOPERATION
Reel/Frame 023329/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2007
From: SONG, CHUNG KUN; KIM, KANG DAE; RYU, GI SEONG; XU, YONG XIAN; LEE, MYUNG WON; YANG, JAE WOO
To: YANG, JAE WOO
Reel/Frame 019119/0857 →
Priority Claims (1)
KR 10-2007-0012370 · Feb 6, 2007 · national
Continuity (1)
Related Publication 20080185677A1 · Aug 7, 2008