Edge connect wafer level stacking with leads extending along edges
View Patent ↗A method of making a stacked microelectronic package by forming a microelectronic assembly by stacking a first subassembly including a plurality of microelectronic elements onto a second subassembly including a plurality of microelectronic elements, at least some of the plurality of microelectronic elements of said first subassembly and said second subassembly having traces that extend to respective edges of the microelectronic elements, then forming notches in the microelectronic assembly so as to expose the traces of at least some of the plurality of microelectronic elements, then forming leads at the side walls of the notches, the leads being in electrical communication with at least some of the traces and dicing the assembly into packages. Additional embodiments include methods for creating stacked packages using substrates and having additional traces that extend to both the top and bottom of the package.
1. A method of making a stacked microelectronic package, the method comprising the steps of:
forming a microelectronic assembly by stacking a first subassembly including a plurality of microelectronic elements with a second subassembly including a plurality of microelectronic elements, the microelectronic elements of each subassembly having faces and being attached to one another at a plurality of saw lanes such that a first saw lane of the saw lanes extends in a first direction parallel to the faces of the microelectronic elements and separates adjacent first and second microelectronic elements of each subassembly in a second direction parallel to the faces of the first and second microelectronic elements and transverse to the first direction, wherein each of the first and second adjacent microelectronic elements of the first and second subassemblies has a plurality of electrically conductive traces extending towards the first saw lane;
forming notches in the first and second subassemblies of the microelectronic assembly, the notches including a first notch having a side wall extending in the first direction along the first saw lane so as to expose the plurality of the traces of each first microelectronic element and the plurality of the traces of each second microelectronic element of each of the first and second subassemblies; and
forming a lead at the side wall of the first notch, the lead being in electrical communication with at least one trace of the first and second microelectronic elements of the first and second subassemblies; and
entirely dicing through the saw lanes of the first and second subassemblies to form individual stacked packages.
2. The method of claim 1 , wherein during the step of forming the microelectronic assembly the saw lanes of the first subassembly are aligned with the saw lanes of the second subassembly and the notches are formed along the saw lanes of the respective assemblies.
3. The method of claim 1 , wherein at least some of the plurality of microelectronic elements of the first and second subassemblies include contacts exposed at their respective faces, wherein at least some of the traces are electrically connected to at least some of the contacts.
4. The method of claim 1 , wherein during the step of forming a microelectronic assembly a first face of the first subassembly is adhered to a second face of the second subassembly by an adhesive.
5. The method of claim 1 , wherein at least some of the traces of the first subassembly are offset in the first direction from respective traces of at least some of the traces of the second subassembly in said microelectronic assembly, wherein said step of forming leads forms at least one lead in contact with no more than one of the pluralities of traces of the first and second microelectronic assemblies.
6. The method of claim 4 , wherein the second subassembly includes a first face remote from the second face, wherein the contacts and the traces of the first and second subassemblies are disposed at the first faces thereof.
7. A method of making a stacked microelectronic package, the method comprising the steps of:
forming a microelectronic assembly by stacking a first subassembly including a plurality of microelectronic elements with a second subassembly including a plurality of microelectronic elements, the microelectronic elements of each subassembly having faces and being attached to one another at a plurality of saw lanes such that a first saw lane of the saw lanes extends in a first direction parallel to the faces of the microelectronic elements and separates adjacent first and second microelectronic elements of each subassembly in a second direction parallel to the faces of the first and second microelectronic elements and transverse to the first direction, wherein each of the first and second adjacent microelectronic elements of the first and second subassemblies has a plurality of contacts and a plurality of electrically conductive traces extending towards the first saw lane;
forming notches in the first and second subassemblies of the microelectronic assembly, the notches including a first notch having a side wall extending in the first direction along the first saw lane so as to expose the plurality of the traces of each first microelectronic element and the plurality of the traces of each second microelectronic element of each of the first and second subassemblies; and
forming a lead at the side wall of the first notch, the lead being in contact and in electrical communication with at least one traces of the first and second microelectronic elements of each of the first and second subassemblies; and
entirely dicing through the saw lanes of the first and second subassemblies to form individual stacked packages.
8. The method of claim 1 , wherein the traces of the first and second microelectronic elements of the first subassembly extend to respective edges of the microelectronic elements.
9. The method of claim 1 , wherein after the dicing step, at least one of the leads is electrically connected to traces extending from the microelectronic elements of the first and second subassemblies.
10. The method of claim 1 , wherein during the forming step, the lead is formed such that it is in contact and in electrical communication with at least one trace of the first and second microelectronic elements of each of the first and second subassemblies.