IP Library Granted Patent US 7,473,984
Granted Patent B2
US 7,473,984 · App. 11/710,917 · Granted Jan 6, 2009

Method for fabricating a metal-insulator-metal capacitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,473,984
App. No.
11/710,917
Granted
Jan 6, 2009
Kind
B2
Abstract

A method fabricating multiple wiring metals in a semiconductor device. The method includes forming a lower wiring metal on a semiconductor substrate, forming an interlayer dielectric on the lower wiring metal, and selectively removing the interlayer dielectric to form a contact dielectric film, a body dielectric film and an opening between the contact and body dielectric films. The method also includes filling the opening with low-k material, forming a capping dielectric on the contact and body dielectric films and the low-k material, forming a contact hole passing through the capping dielectric and the contact dielectric film to be connected to the lower wiring metal, and forming an upper wiring metal electrically interconnected to the lower wiring metal through the contact hole.

Claims (22)

1. A multiple wiring metal structure comprising:

a lower wiring metal formed on a semiconductor substrate;

a contact dielectric film and a body dielectric film formed on the lower wiring metal;

a low-k dielectric adapted to fill an opening between the contact and body dielectric films;

a capping dielectric formed on the contact and body dielectric films; and

an upper wiring metal connected to the lower wiring metal by a contact plug.

2. The structure of claim 1 , wherein the low-k dielectric is at least one of carbonate silicate glass (CSG), alpha-fluorinated amorphous carbon (α-FC), and hydrogen silsesquioxane (HSQ).

3. The structure of claim 1 , wherein said contact plug is an electrically conductive material.

4. The structure of claim 3 , wherein said contact plug is tungsten.

5. The structure of claim 1 , wherein both, said contact dielectric and said capping dielectric, define an opening, said opening adapted to receive said contact plug therein.

6. The structure of claim 1 , wherein a plurality of said body dielectric films are disposed in constant intervals on said lower wiring metal.

7. A multiple wiring metal structure comprising:

a lower wiring metal formed on a semiconductor substrate;

a plurality of contact dielectric film and a plurality of body dielectric film formed on said lower wiring metal;

a low-k dielectric adapted to be filled in a plurality of openings defined between each of said body dielectric films and between at least one of said body dielectric film and said contact dielectric film;

a capping dielectric formed on said contact and body dielectric films; and

an upper wiring metal connected to the lower wiring metal by a contact plug.

8. The structure according to claim 7 , wherein said contact plug is an electrically conductive material.

9. The structure according to claim 7 , wherein both, said contact dielectric and said capping dielectric, define an opening, said opening adapted to receive said contact plug therein.

10. The structure according to claim 7 , wherein said low-k dielectric is at least one of carbonate silicate glass (CSG), alpha-fluorinated amorphous carbon (.alpha.-FC), and hydrogen silsesquioxane (HSQ).

11. The structure according to claim 10 , wherein said low-k dielectric is enclosed between said dielectric layer and said capping dielectric.

12. The structure according to claim 7 , wherein each of said body dielectric films are located at constant intervals on said dielectric layer thereby compensating mechanical defects of the low-k dielectric.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2014
From: DONGBU HITEK CO., LTD.
To: DSS TECHNOLOGY MANAGEMENT, INC.
Reel/Frame 033035/0680 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF ASSIGNEE PREVIOUSLY RECORDED ON REEL 019029 FRAME 0556. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT OF THE ENTIRE INTEREST OF THE PATENT. Recorded Jun 13, 2007
From: LEE, JUNE WOO
To: DONGBUANAM SEMICONDUCTOR INC.
Reel/Frame 019424/0145 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2007
From: LEE, JUNE WOO
To: DONGBY ELECTRONICS CO., LTD.
Reel/Frame 019029/0556 →