IP Library Granted Patent US 7,991,367
Granted Patent B2
US 7,991,367 · App. 11/722,293 · Granted Aug 2, 2011

Wireless communication unit and power control system thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,991,367
App. No.
11/722,293
Granted
Aug 2, 2011
Kind
B2
Abstract

A wireless communication unit comprises a transmitter having an analogue feedback power control loop having a power control function arranged to set an output power level of the transmitter. The power control function comprises a predictor sub-system arranged to reduce sensitivity to loop latency of the analogue feedback power control loop. The use of a predictor sub-system provides reduced sensitivity to loop latency, gain variations and delay.

Claims (42)

1. A wireless communication unit comprises:

a transmitter comprising an analogue feedback power control loop having a power control function arranged to set an output power level of the transmitter, the power control function comprising a predictor sub-system arranged to reduce sensitivity to loop latency of the analogue feedback power control loop, the predictor sub-system comprising a digital control system having a digital inner feedback loop that is to be closed based upon a predicted power control level, the digital inner feedback loop comprising:

a first summing junction;

a predictor; and

a gain stage.

2. A wireless communication unit according to claim 1 wherein the predictor sub-system is arranged to support transmission in an 8-PSK mode and a GMSK mode of operation.

3. A wireless communication unit according to claim 1 wherein the digital control system further comprises a digital outer feedback loop that is to be closed based upon a modeling or predictor error in GMSK mode.

4. A wireless communication unit according to claim 3 wherein the digital outer feedback loop comprises:

a second summing junction;

the first digital inner feedback loop;

a digital delay; and

a third summing junction that is to be closed based upon a modeling or predictor error.

5. A wireless communication unit according to claim 1 wherein the analogue feedback power control loop comprises a coupler and a log-detector providing a wide power control range.

6. A wireless communication unit according to claim 5 wherein the analogue feedback power control loop comprises a digital-to-analogue converter (DAC) wherein an offset voltage associated with the DAC, is arranged to be lower than an offset-voltage of the log detector.

7. A wireless communication unit according to claim 1 wherein the analogue feedback power control loop is arranged to be a low-latency, high-gain analogue loop.

8. A wireless communication unit according to claim 1 wherein the digital control system comprises a ramp generation circuit having a linear translator arranged to autoscale a ramp reference.

9. A wireless communication unit according to claim 8 wherein the linear translator is operably coupled to a log predistortion arranged to counteract an effect of the log detector.

10. A wireless communication unit according to claim 9 wherein the linear translator outputs a low-power multiplier signal to autoscale a reference in GMSK mode.

11. A wireless communication unit according to claim 8 wherein the linear translator outputs an amplitude modulated signal to autoscale a reference in 8-PSK mode.

12. A wireless communication unit according to claim 11 wherein a control slope of a ramp-down signal of the transmitter is switched to unity when ramping down.

13. A wireless communication unit according to claim 1 wherein the gain stage is set to zero to support a bypass mode.

14. A wireless communication unit according to claim 1 wherein the digital control system predictor subsystem combines a linear phase or constant group delay of a system to be combined with pure latency or delay of a system.

15. A wireless communication unit according to claim 1 wherein the digital control system comprises a saturation detection plus correction system.

16. A wireless communication unit according to claim 1 wherein the digital control system comprises an activity detector in GMSK mode.

17. A wireless communication unit according to claim 16 wherein a digital controller of the digital control system sets a signal amplitude reference for the analogue feedback power control loop.

18. A wireless communication unit according to claim 1 wherein the digital control system comprises a step attenuator controller in 8-PSK mode.

19. A wireless communication unit according to claim 1 wherein the transmitter supports a low power mode, whereby components in the analogue feedback loop are disabled when targeting a low power amplifier output power.

20. An integrated circuit for use in a wireless communication device comprises:

a transmitter;

an analogue feedback power control loop having a power control function arranged to set an output power level of the transmitter; and

wherein the power controller comprises a predictor sub-system arranged to reduce sensitivity to loop latency of the analogue feedback power control loop, the predictor sub-system comprising a digital control system comprising:

a digital inner feedback loop that is to be closed based upon an estimated or predicted power control level; and

a ramp generation circuit having a linear translator arranged to autoscale a ramp reference.

21. An integrated circuit according to claim 20 wherein the linear translator is operably coupled to a log predistortion arranged to counteract an effect of the log detector.

22. An integrated circuit according to claim 20 wherein the linear translator outputs an amplitude modulated signal to autoscale a reference in 8-PSK mode.

23. A wireless communication unit comprises:

a transmitter;

an analogue feedback power control loop having a power control function arranged to set an output power level of the transmitter; and

wherein the power controller comprises a predictor sub-system arranged to reduce sensitivity to loop latency of the analogue feedback power control loop, the predictor sub-system comprising a digital control system comprising:

a digital inner feedback loop that is to be closed based upon an estimated or predicted power control level; and

a ramp generation circuit having a linear translator arranged to autoscale a ramp reference.

24. A wireless communication unit according to claim 23 wherein the predictor sub-system is arranged to support transmission in an 8-PSK mode and a GMSK mode of operation.

Assignments (21)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0655 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2015
From: ZENITH INVESTMENTS, LLC
To: APPLE INC.
Reel/Frame 034749/0791 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: ZENITH INVESTMENTS, LLC
Reel/Frame 033677/0920 →