Patent Assignment
Reel/Frame 034749/0791
Assignment of Assignor's Interest
Recorded: 2015-01-07
Pages: 35
Assignor
ZENITH INVESTMENTS, LLC
Executed: 2014-12-19
Assignee
APPLE INC.
1 INFINITE LOOP, CUPERTINO, CALIFORNIA, 95014
Covered Properties
(318)
Method and Apparatus for Determining Instruction Execution Ordering in a Data Processing System
Application:
07/837,470 →
Data Processing System and a Method for Cycling Longword Addresses During a Burst Bus Cycle
Patent:
5,638,528 →
Application:
08/143,731 →
Data Processing System Having a Memory with Both a High Speed Operating Mode and a Low Power Operating Mode and Method Therefor
Patent:
5,737,566 →
Application:
08/169,103 →
Write Control for a Memory Using a Delay Locked Loop
Patent:
5,440,514 →
Application:
08/207,510 →
Synchronous Memory Having Parallel Output Data Paths
Patent:
5,402,389 →
Application:
08/207,513 →
Apparatus for Detecting a Signaling Channel During Scanning Including a Controlled Frequency Converter Circuit and a Controlled Filter Bandwidth, and a Method Therefor
Patent:
5,511,235 →
Application:
08/236,736 →
System for Executing a Plurality of Task Within an Instruction in Different Orders Depending Upon a Conditional Value
Patent:
5,594,880 →
Application:
08/243,731 →
Asynchronous Transfer Mode (Atm) Method and Apparatus for Communicating Status Bytes in a Manner Compatible with the Utopia Protocol
Patent:
5,418,786 →
Application:
08/261,513 →
Method and Data Structure for Performing Address Compression in an Asynchronous Transfer Mode (Atm) System
Patent:
5,414,701 →
Application:
08/279,140 →
Method and Apparatus for Estimating Echo Cancellation Time
Patent:
5,502,717 →
Application:
08/283,322 →
Method and Apparatus for Pacing Asynchronous Transfer Mode (Atm) Data Cell Transmission
Patent:
5,491,691 →
Application:
08/291,225 →
Modular Chip Select Control Circuit and Method for Performing Pipelined Memory Accesses
Patent:
5,617,559 →
Application:
08/298,868 →
Integrated Circuit Microprocessor with Programmable Memory Access Interface Types
Patent:
5,727,005 →
Application:
08/298,892 →
Method and Structure for Prioritizing Performance Monitoring Cells in an Asynchronous Transfer Mode (Atm) System
Patent:
5,717,858 →
Application:
08/324,192 →
Asynchronous Transfer Mode (Atm) System Having an Atm Device Coupled to Multiple Physical Layer Devices
Patent:
5,485,456 →
Application:
08/326,972 →
Dsp Co-Processor for Use on an Integrated Circuit That Performs Multiple Communication Tasks
Patent:
5,652,903 →
Application:
08/332,971 →
Integrated Circuit That Performs Multiple Communication Tasks
Patent:
5,621,800 →
Application:
08/333,152 →
Method and Apparatus for Extracting Digital Information from an Asynchronous Data Stream
Patent:
5,504,751 →
Application:
08/334,975 →
Method for Synchronously Accessing Memory
Application:
08/353,764 →
Data Processor with Controlled Burst Memory Accesses and Method Therefor
Patent:
5,651,138 →
Application:
08/363,423 →
Transconductance Scaling Circuit and Method Responsive to a Received Digital Code Word for Use with an Operational Transconductance Circuit
Patent:
5,530,399 →
Application:
08/363,786 →
Method and Apparatus for Identifying Embedded Framing Bits
Patent:
5,557,615 →
Application:
08/368,284 →
Method and Apparatus for a Dmt Receiver Having a Data De-Formatter Coupled Directly to a Constellation Decoder
Patent:
5,539,777 →
Application:
08/378,431 →
Method for Producing and Recovering a Data Stream for a Dmt Transceiver
Patent:
5,619,505 →
Application:
08/378,697 →
Method and Apparatus for Updating Carrier Channel Allocations
Patent:
5,521,906 →
Application:
08/378,846 →
Method and Apparatus for a Dmt Transmitter Having a Data Formatter Coupled Directly to a Constellation Encoder
Patent:
5,606,577 →
Application:
08/378,847 →
Method and Apparatus for Reducing Peak-to-Average Requirements in Multi-Tone Communication Circuits
Patent:
5,835,536 →
Application:
08/383,026 →
Method and Apparatus for Distributing Bus Loading in a Data Processing System
Patent:
5,638,520 →
Application:
08/414,473 →
Method and Apparatus for Interleave/De-Interleave Addressing in Data Communication Circuits
Patent:
5,636,224 →
Application:
08/430,668 →
Data Processor with a Multi-Level Protection Mechanism, Multi-Level Protection Circuit, and Method Therefor
Patent:
5,649,159 →
Application:
08/445,817 →
Method and Apparatus for Controlling Show Cycles in a Data Processing System
Patent:
5,675,749 →
Application:
08/460,484 →
Reset Configuration in a Data Processing System and Method Therefor
Patent:
5,623,687 →
Application:
08/494,664 →
Data Processing System and a Method of Optimizing an Operation of the Data Processing System
Patent:
5,812,871 →
Application:
08/497,571 →
Method and Apparatus for Providing Low Power Control of Peripheral Devices Using the Register File of a Microprocessor
Patent:
5,689,714 →
Application:
08/520,121 →
A Data Processing System for Accessing an External Device During a Burst Mode of Operation and Method Therefor
Patent:
5,752,267 →
Application:
08/534,763 →
Method and Apparatus for Bursting Operand Transfers During Dynamic Bus Sizing
Patent:
5,689,659 →
Application:
08/550,043 →
Synchronization of Transparent Tdm Superchannels
Patent:
5,668,807 →
Application:
08/566,418 →
Multichannel Hdlc Framing/Deframing Machine
Patent:
5,671,223 →
Application:
08/566,444 →
Circuit and Method of Encoding and Decoding Digital Data Transmitted Along Optical Fibers
Patent:
5,673,130 →
Application:
08/582,841 →
Data Processing System Having a Register Controllable Speed
Patent:
5,774,703 →
Application:
08/583,259 →
Data Processing System Having Programmable External Terminals Such That the External Terminals Are Selectively Subjected to Bus Arbitration
Patent:
5,737,584 →
Application:
08/589,699 →
Data Processor with Flexible Data Encryption
Patent:
5,892,826 →
Application:
08/593,987 →
Low Power Data Processing System for Interfacing with an External Device and Method Therefor
Patent:
5,787,291 →
Application:
08/598,833 →
Memory System Ensuring Coherency for Memory Buffers in a Data Communication System
Patent:
5,721,871 →
Application:
08/598,934 →
Memory System and Data Communications System
Patent:
5,710,944 →
Application:
08/599,016 →
Method and Apparatus for Reducing Power Consumption in a Communications System
Patent:
5,722,086 →
Application:
08/603,109 →
Flexible Asymmetrical Digital Subscriber Line (Adsl) Receiver, Central Office Using Same, and Method Therefor
Patent:
5,742,527 →
Application:
08/616,818 →
Flexible Asymmetrical Digital Subscriber Line Adsl) Transmitter, Remote Terminal Using Same, and Method Therefor
Patent:
5,781,728 →
Application:
08/616,819 →
Method and Apparatus for Performing Page Mode Accesses
Patent:
5,890,196 →
Application:
08/623,499 →
Improved Cache Memory in a Data Processing System
Patent:
5,765,190 →
Application:
08/629,927 →
Apparatus and Method for Optimizing Performance of a Cache Memory in a Data Processing System
Patent:
6,192,449 →
Application:
08/629,930 →
Flexible Reset Configuration of a Data Processing System and Method Therefor
Patent:
5,606,715 →
Application:
08/639,461 →
Transfer Rate Controller and Method of Operation
Patent:
5,889,763 →
Application:
08/658,046 →
Method for Allocating Data in a Data Communication System
Patent:
5,852,633 →
Application:
08/660,380 →
Method for Fine Gains Adjustment in an Adsl Communications System
Patent:
5,822,374 →
Application:
08/660,399 →
Digitally Implemented Frequency Multiplication Circuit Having Adjustable Multiplication Ratio and Method of Operation
Patent:
5,729,166 →
Application:
08/660,779 →
Method and Apparatus for Performing Different Cache Replacement Algorithms for Flush and Non-Flush Operations in Response to a Cache Flush Control Bit Register
Patent:
5,778,432 →
Application:
08/674,050 →
Method and Apparatus for Burst Protocol in a Data Processing System
Patent:
6,085,261 →
Application:
08/690,463 →
Method and Apparatus for Selectively Programming Access Time in a Data Processor
Patent:
6,076,170 →
Application:
08/711,517 →
Apparatus and Method for Clock Recovery in a Communication System
Patent:
5,898,744 →
Application:
08/722,433 →
Method and Apparatus for Interleaving Data in an Asymmetric Digital Subscriber Line (Adsl) Transmitter
Patent:
5,737,337 →
Application:
08/723,032 →
Interface for an Asymmetric Digital Subscriber Line Transceiver
Patent:
5,825,768 →
Application:
08/723,437 →
Method and Apparatus for Frequency Domain Ripple Compensation for a Communications Transmitter
Patent:
5,825,826 →
Application:
08/724,097 →
Method and Apparatus for Controlling Bus Arbitration in a Data Processing System
Patent:
5,894,562 →
Application:
08/738,515 →
Method and Apparatus for Performing Frame Synchronization in an Asymmetrical Digital Subscriber Line (Adsl) System
Patent:
5,995,568 →
Application:
08/740,176 →
Single-Chip Software Configurable Transceiver for Asymmetric Communication System
Patent:
5,909,463 →
Application:
08/741,634 →
Apparatus and Method for Auto-Configuring a Communication System
Patent:
5,960,036 →
Application:
08/741,635 →
Transceiver and Method for Reporting State Transitions in a Communication System
Patent:
5,903,599 →
Application:
08/744,078 →
Rate-Adapted Communication System and Method for Efficient Buffer Utilization Thereof
Patent:
5,751,741 →
Application:
08/754,768 →
Transfer Layer of the Atm Type and Method for Operating a Transfer Switch
Patent:
5,892,755 →
Application:
08/768,013 →
Method and Apparatus for Interleave/De-Interleave Addressing in Data Communication Circuits
Patent:
5,886,998 →
Application:
08/797,439 →
Dual Modulus Prescaler
Patent:
5,859,890 →
Application:
08/806,811 →
System Power Saving Means and Method
Patent:
5,887,179 →
Application:
08/807,129 →
Asymmetrical Digital Subscriber Line (Adsl) Block Encoder Circuit and Method of Operation
Patent:
5,883,907 →
Application:
08/848,902 →
Modular Switch Element for Shared Memory Switch Fabric
Patent:
5,859,849 →
Application:
08/851,731 →
Atm Line Card and Method for Transferring Connection Memory Data
Patent:
5,923,658 →
Application:
08/856,835 →
Method for Accessing Memory Using Overlapping Accesses and Early Synchronous Data Transfer Control
Patent:
6,079,001 →
Application:
08/868,622 →
Method and Apparatus for Controlling a Memory Device in a Page Mode
Patent:
5,848,025 →
Application:
08/885,434 →
Method and Apparatus for Providing Access Protection in an Integrated Circuit
Patent:
5,920,690 →
Application:
08/907,980 →
Systems for Programmably Interleaving and De-Interleaving Data and Method Thereof
Patent:
5,928,371 →
Application:
08/910,475 →
Method for Digital Signal Processing, Dsp, Mobile Communication and Audio-Device
Patent:
6,145,070 →
Application:
08/912,243 →
Method and Appartus for Suspending a Program/Erase Operation in a Flash Memory
Patent:
5,822,244 →
Application:
08/936,373 →
Method and Apparatus for Configuring a Communication System
Patent:
6,130,882 →
Application:
08/937,759 →
Method for Reallocating Data in a Discrete Multi-Tone Communication System
Patent:
6,122,247 →
Application:
08/976,472 →
Transmitter and Receiver Supporting Differing Speed Codecs Over Single Links
Patent:
6,128,317 →
Application:
08/996,165 →
Method for Allocating Data and Power in a Discrete Multi-Tone Communcation System
Patent:
6,259,746 →
Application:
09/007,218 →
Method for Allocating Data and Power in a Discrete, Multi-Tone Communication System
Patent:
6,275,522 →
Application:
09/007,390 →
Paged Memory Data Processing System with Overlaid Memory Control Registers
Patent:
6,058,463 →
Application:
09/009,509 →
Memory Controller with Continuous Page Mode and Method Thereof
Patent:
6,128,716 →
Application:
09/010,976 →
Apparatus and Method for Transmitting Data
Patent:
6,167,059 →
Application:
09/013,048 →
Low Power Data Processing System for Interfacing with an External Device and Method Therefor
Patent:
5,951,688 →
Application:
09/024,607 →
Method and Apparatus in a Communication Receiver for Estimating Symbol Timing and Carrier Frequency
Patent:
6,091,786 →
Application:
09/048,040 →
System and Method of Communicating Non-Standardized Addresses Over a Standardized Carrier Network
Patent:
6,556,584 →
Application:
09/055,455 →
Control Circuit and Method for a Temperature Sensitive Device
Patent:
5,973,528 →
Application:
09/061,299 →
Sigma-Delta Modulator and Method for Digitizing a Signal
Patent:
6,087,969 →
Application:
09/067,147 →
Customizable Instruction Set Processor with Non-Configurable/Configurable Decoding Units and Non-Configurable/Configuravble Execution Units
Patent:
6,138,229 →
Application:
09/086,741 →
Data Processing System Having a Data Prefetch Mechanism and Method Therefor
Patent:
6,073,215 →
Application:
09/127,884 →
Method for Monitoring Unused Bins in a Discrete Multi-Toned Communication System
Patent:
6,452,907 →
Application:
09/173,380 →
Line Driver Circuit with Reduced Power Consumption
Patent:
6,100,717 →
Application:
09/174,148 →
Dual Channel Superheterodyne Receiver
Patent:
6,259,902 →
Application:
09/181,760 →
Method and System for Modifying Executable Code to Add Additional Functionality
Application:
09/212,182 →
Publication:
US 2002/0073398
Communication System with Physical Interface and Communication Controller, and Method
Patent:
6,574,228 →
Application:
09/241,195 →
Electronic Apparatus and Method for Receiving Noisy Signals
Patent:
6,529,567 →
Application:
09/265,221 →
Circuit and Method of Controlling Cache Memory
Patent:
6,279,083 →
Application:
09/275,617 →
High Performance Communication Controller for Processing High Speed Data Streams Wherein Execution of a Task Can Be Skipped If Involves Fetching Information from External Memory Bank
Patent:
6,473,808 →
Application:
09/285,519 →
Method for Determining the Number of Accesses Granted During Wcl and Apparatus
Patent:
6,580,719 →
Application:
09/297,854 →
Fast Training of Equalizers in Discrete Multi-Tone (Dmt) Systems
Patent:
6,535,552 →
Application:
09/314,587 →
Low Power Data Processing System for Interfacing with an External Device and Method Therefor
Patent:
6,119,240 →
Application:
09/321,389 →
Communication System with Communication Controller and Multiple Physical Interfaces, and Method
Patent:
6,490,283 →
Application:
09/348,101 →
Adjustable Power Control Module and Applications Thereof
Patent:
6,137,279 →
Application:
09/376,501 →
Method and Apparatus for Data Allocation in an Overlap-Enabled Communication System
Application:
09/379,081 →
Discrete Multi-Tone (Dmt) System and Method That Communicates a Data Pump Data Stream Between a General Purpose Cpu and a Dsp via a Buffering Scheme
Patent:
6,892,339 →
Application:
09/398,707 →
Method and Apparatus for Echo Cancellation Updates in a Multicarrier Transceiver System
Patent:
6,683,859 →
Application:
09/438,619 →
Bus Arbitration in Low Power System
Patent:
6,560,712 →
Application:
09/440,857 →
Low Overhead Method for Selecting and Updating an Entry in a Cache Memory
Patent:
6,519,684 →
Application:
09/447,254 →
Method and Apparatus for Configuring a Communication System
Patent:
6,775,241 →
Application:
09/451,532 →
High frequency detection circuit and method
Patent:
6,259,279 →
Application:
09/493,585 →
Reassembly Unit and a Method Thereof
Patent:
6,665,298 →
Application:
09/494,601 →
Method for digital signal processing,dsp,mobile communication and audio-device
Patent:
6,282,623 →
Application:
09/497,986 →
Method and Apparatus for Overlaying Memory in a Data Processing System
Patent:
6,725,346 →
Application:
09/542,747 →
Method and Apparatus for Echo Cancellation Updates in a Multicarrier Transceiver System
Patent:
6,781,965 →
Application:
09/543,866 →
Method and Apparatus for Performing Hierarchical Address Translation
Patent:
6,711,661 →
Application:
09/606,995 →
Single Instruction for Multiple Loops
Method and Circuit for Forming an Atm Cell
Method and Apparatus for Analog to Digital Conversion Utilizing a Moving Sum
Memory Interface Protocol Using Two Addressing Modes and Method of Operation
System and Method for Controlling Bus Arbitration During Cache Memory Burst Cycles
Apparatus and Method to Synchronize Multimedia Playback Over a Network Using Out-of-Band Signaling
Patent:
7,206,367 →
Application:
09/903,040 →
Phase Excited Linear Prediction Encoder
Method and Apparatus for Managing Multicast Data on an Ip Subnet
Cpu Powerdown Method and Apparatus Therefor
Autogenerated Play Lists from Search Criteria
Memory Having a Synchronous Controller and Asynchronous Array and Method Thereof
Patent:
6,490,225 →
Application:
10/004,721 →
Simple Encoding/Decoding Technique for Code Position Modulation
Method and System for Accessing Memory Devices
Method and Apparatus for Generating a Pulse Width Modulated Signal
Interfacing a Processor to a Coprocessor in Which the Processor Selectively Broadcasts to or Selectively Alters an Execution Mode of the Coprocessor
Low Power System and Method for a Data Processing System
Data Processing System with Peripheral Access Protection and Method Therefor
System and Apparatus for Reducing the Effects of Circuit Mismatch in Analog-to-Digital Converters
Data Transfer Unit with Support for Multiple Coherency Granules
Method and Apparatus for Determining Whether a Received Signal Includes a Desired Signal
Passive Response Communication System
Performance Monitor and Method Therefor
Shared Write Buffer in a Peripheral Interface and Method of Operating
Continuous-Time Sigma-Delta Modulator with Discrete Time Common-Mode Feedback
Patent:
6,697,001 →
Application:
10/324,684 →
Method and System for Modifying Executable Code to Add Additional Functionality
Bus Arbitration in Low Power System
Method and System of Bus Master Arbitration
Low-Complexity Comfort Noise Generator
Manipulating data streams in data stream processors
Application:
10/475,066 →
Publication:
US 2004/0260829
Passive Communication Device and Passive Access Control System
Controlling Power Supply Between a Voltage Generator, a Load and a Rechargeable Battery
I/Q Mismatch Compensation in an Ofdm Receiver in Presence of Frequency Offset
Channel Estimation in a Radio Receiver
Transmitter and Receiver Gain Calibration by Means of Feedback in a Transceiver
Arrangement and Method for Connecting a Processing Node in a Distribution System
A Multimode Decoder
Multi-Standard Turbo Interleaver Using Tables
Method and Apparatus for Accurate Digital-to-Analog Conversion
Variable Bandgap Reference and Applications Thereof
Method and Apparatus for Current Limiting of an Output of a Dc-to-Dc Converter
Low Loss Multiple Output Stage for a Dc-to-Dc Converter
Method and apparatus for efficient battery use by a handheld multiple function device
Application:
10/603,640 →
Publication:
US 2004/0104707
Conserving Power of a System on a Chip Using an Alternate Power Source
Conserving Power of a System on a Chip Using Speed Sensing
Programmable Phase Mapping and Phase Rotation Modulator and Method
Battery-Optimized System-on-a-Chip and Applications Thereof
Multi-Mode Method and Apparatus for Performing Digital Modulation and Demodulation
Searching Method and Apparatus for Processing Digital Communication Signals
Virtual finger method and apparatus for processing digital communication signals
Application:
10/613,825 →
Publication:
US 2004/0071199
Flexible Method and Apparatus for Performing Digital Modulation and Demodulation
Buffering Method and Apparatus for Processing Digital Communication Signals
Conditional Next Portion Transferring of Data Stream to or from Register Based on Subsequent Instruction Aspect.
Method and Circuitry for Controlling Supply Voltage in a Data Processing System
Communication steering for use in a multi-master shared resource system
Application:
10/682,571 →
Publication:
US 2005/0080961
Data Processing System Having a Serial Data Controller
On-Chip Digital Thermometer to Sense and Measure Device Temperatures
On-Chip Realtime Clock Module Has Input Buffer Receiving Operational and Timing Parameters and Output Buffer Retrieving the Parameters
System and Method to Establish an Adjustable on-Chip Impedance
Microphone Bias Circuit
Amplifier Having Mos Capacitor Compensation
Configurable Integrated Circuit for Use in a Multi-Function Handheld Device
Method for Initializing Multifunction Handheld Device by Downloading Second Boot Algorithm from a Coupled Host If Second Boot Algorithm in the Handheld Device Is Not Executable
System and Method to Initialize a Multiple Function Device with a Multi-Part Boot Algorithm
Use of a Resource Identifier to Import a Program from External Memory for an Overlay
Use of Multiple Overlays to Import Programs from External Memory
Use of Nand Flash for Hidden Memory Blocks to Store an Operating System Program
Esd Protection Circuit
Method and Apparatus for Processing a Frequency Modulated (Fm) Signal Using an Adaptive Equalizer
Method and Apparatus for Complex Cascade Sigma-Delta Modulation and Single-Sideband Analog-to-Digital Conversion
State Retention Within a Data Processing System
Prefetching in a Data Processing System
Variable Bandgap Reference
Data Processing System with Bus Access Retraction
Data Processing System with Bus Access Retraction
Method and Apparatus for Data Allocation in an Overlap-Enabled Communication System
Receiver for a Wireless Communication Device
High Resolution Pulse Width Modulator
Fully Programmable Phase Locked Loop
Discrete Multi-Tone (Dmt) System and Method That Communicates a Data Pump Data Stream Between a General Purpose Cpu and a Dsp via a Buffering Scheme
Methods and Apparatus for Bit Synchronizing Data Transferred Across a Multi-Pin Asynchronous Serial Interface
Dc Offset Correction System for a Receiver with Baseband Gain Control
System and Method for Accessing Universal Serial Bus Networks
Controllable Phase Locked Loop with Output Oscillation Adjustment and Method for Producing an Output Oscillation for Use Therewith
Method and Apparatus for Digitally Regulating an Output Voltage Using Noise-Shaped Component Selection
Temperature Sensor Circuit and System
Extending Battery Life in Communication Devices Having a Plurality of Receivers
Programmable Sample Rate Analog to Digital Converter and Method for Use Therewith
Controllable Phase Locked Loop via Adjustable Delay and Method for Producing an Output Oscillation for Use Therewith
System and Method for Scheduling Access to an Analog-to-Digital Converter and a Microprocessor
Patent:
7,071,859 →
Application:
11/171,554 →
System and Method for Communicating with Memory Devices via Plurality of State Machines and a Dma Controller
A Configurable Integrated Circuit for Use in a Multi-Function Handheld Device
One Time Programmable Memory and Method of Operation
System and Method for Wireless Broadband Context Switching
Convolution Operation in a Multi-Mode Wireless Processing System
Modulation Detection in a Saic Operational Environment
Priority Queuing of Frames in a Tdma Network
Dynamic Switching Between Maximum Likelihood Sequence Estimation (Mlse) and Linear Equalizer for Single Antenna Interference Cancellation (Saic) in a Global System for Mobile Communications (Gsm) System
Method & Apparatus for Power Supply Adjustment with Increased Slewing
Controlled Sampling Module and Method for Use Therewith
Patent:
7,106,241 →
Application:
11/237,340 →
Media-Independent Handover (Mih) Method Featuring a Simplified Beacon
Multiple Function Handheld Device
Selective Transaction Request Processing at an Interconnect During a Lockout
Clock Translator and Parallel to Serial Converter
Selective Cache Line Allocation Instruction Execution and Circuitry
Comparative Signal Strength Detection
System and Method for Operating a Feedback Network
Headphone Driver and Methods for Use Therewith
Mitigation of Dc Distortion in Ofdm Receivers
Digital Audio System on a Chip
Method and Integrated Circuit for Use by a Handheld Multiple Function Device
Audio System, Radio Record Module and Methods for Use Therewith
Audio System, Radio Record Module and Methods for Use Therewith
System and Method for Scheduling Access to an Analog-to-Digital Converter and a Microprocessor
Patent:
7,142,141 →
Application:
11/416,768 →
System and Method for Implementing Acls Using Standard Lpm Engine
Lookup Table Array Compression and Indexing
Coprocessor Receiving Target Address to Process a Function and to Send Data Transfer Instructions to Main Processor for Execution to Preserve Cache Coherence
Circuit for use in a multifunction handheld device with wireless host interface
Application:
11/494,781 →
Publication:
US 2007/0055462
Circuit for use in multifunction handheld device having a radio receiver
Application:
11/494,790 →
Publication:
US 2007/0078548
Circuit for use in cellular telephone with video functionality
Application:
11/494,791 →
Publication:
US 2007/0052792
Circuit for Use with Multifunction Handheld Device with Video Functionality
Re-Configurable Impedance Matching and Harmonic Filter System
Controlled Sampling Module and Method for Use Therewith
System and Method of Processing Compressed Audio Data
Continuous Time Noise Shaping Analog-to-Digital Converter
Data Stream Processing Method and System
Method and System for Decoding Data
System and Method for Device Testing
Digital Audio System on a Chip with Configurable Gpios
Integrated Circuit Temperature Sensing Method
Resource Allocation in Multi Data Stream Communication Link
System and Method for Scheduling Access to an Analog-to-Digital Converter and a Microprocessor
Controlling the Bandwidth of an Analog Filter
System and Method for Reporting Cache Coherency State Retained Within a Cache Hierarchy of a Processing Node
Wireless Communication Unit and Method for Processing a Code Division Multiple Access Signal
Wireless Communication Device and Data Interface
Apparatus and Method for Controlling Voltage and Frequency
Methods and Apparatus for Round Trip Time Measurements
Methods and Apparatus for a Spread Spectrum Switching Regulator
Parallel Processing for Single Antenna Interference Cancellation
Digital Audio Processing System and Method
Automatically Disabling Input/Output Signal Processing Based on the Required Multimedia Format
Joint De-Spreading and Frequency Correction Using a Correlator
Interprocessor Message Transmission via Coherency-Based Interconnect
Reference Signal Selection Techniques for a Wireless Communication System
System and Method for Receiving a Multiple Format Wireless Signal
System and Method for Transmitting a Multiple Format Wireless Signal
System and Method for Monitoring Network Traffic
Wireless Communication Unit and Power Control System Thereof
Adaptive Equalizer for Communication Channels
Wireless Transceiver and Method for Use Therewith
Wireless Handset and Wireless Headset with Wireless Transceiver
Method and circuit for use by a handheld multiple function device
Application:
11/728,679 →
Publication:
US 2007/0179725
Use of Nand Flash for Hidden Memory Blocks to Store an Operating System Program
Controllable Oscillator with Output Oscillation Adjustment and Method for Producing an Output Oscillation for Use Therewith
Programmable Sample Rate Analog to Digital Converter and Method for Use Therewith
Discrete Dithered Frequency Pulse Width Modulation
Method of Transitioning Between Active Mode and Power-Down Mode in Processor Based System
Discrete Multi-Tone (Dmt) System and Method That Communicates a Data Pump Data Stream Between a General Purpose Cpu and a Dsp via a Buffering Scheme
Battery Optimized Circuit and System on a Chip
System on a Chip with Multiple Independent Outputs
Cache Locking Device and Methods Thereof
Digital Audio Amplifiers, Electronic Systems, and Methods
System-On-A-Chip for Processing Multimedia Data and Applications Thereof
System and Method for Handling or Avoiding Disruptions in Wireless Communication
Gain Control Methods for Wireless Devices and Transmitters
Gmsk-Receiver with Interference Cancellation
Diversity Gmsk-Receiver with Interference Cancellation and Methods Therein
Adaptive Pre-Distortion with Interference Detection and Mitigation
Initiation of High Speed Overlay Mode for Burst Data and Real Time Streaming (Audio) Applications
High Speed Overlay Mode for Burst Data and Real Time Streaming (Audio) Applications
Data Arbitration on a Bus to Determine an Extreme Value
Techniques for Compressing Differential Samples of Bandwidth-Limited Data to Reduce Bandwidth and Power Consumption by an Interface
Wireless Communication Unit, Integrated Circuit and Biasing Therefor
Power Amplifiers Having Improved Startup Linearization and Related Operating Methods
Groups of Serially Coupled Processor Cores Propagating Memory Write Packet While Maintaining Coherency Within Each Group Towards a Switch Coupled to Memory Partitions
Automatically Disabling Input/Output Signal Processing Based on the Required Multimedia Format
Hybrid Polyphase and Joint Time-Frequency Detection
Method for Managing Under-Runs and a Device Having Under-Run Management Capabilities
Method for High Speed Framing and a Device Having Framing Capabilities
Techniques for Calibrating a Transceiver of a Communication Device
Gain Control Methods for Wireless Devices and Transmitters
Systems and Methods of Parallel to Serial Conversion
Systems and Methods for Adjusting Headroom of a Power Amplifier
Communication Steering for Use in a Multi-Master Shared Resource System
Method for Exchanging Information with Physical Layer Component Registers
Power Amplifier with Pre-Distorter
Method for Transmitting Data from Multiple Clock Domains and a Device Having Data Transmission Capabilities
Method for Processing Information Fragments and a Device Having Information Fragment Processing Capabilities
Spread Spectrum Pulse Width Modulation Method and Apparatus
Manipulating Data Streams in Data Stream Processors
Comparative Signal Strength Detection
Application:
12/721,014 →
Publication:
US 2010/0156390
Digital Audio Processing System and Method
Coherency Groups of Serially Coupled Processing Cores Propagating Coherency Information Containing Write Packet to Memory
Digital Audio Processing System and Method
High Speed Overlay Mode for Burst Data and Real Time Streaming (Audio) Applications
High Speed Overlay Mode for Burst Data and Real Time Streaming (Audio) Applications
Related Assignments
(9)
Other recorded transfers of the patents in this record — the chain of ownership.
Patent Release
Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
Patent Release
Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
Patent Release
Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
Assignment and Assumption of Security Interest in Patents
Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
Release of Security Interest
Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
Release of Security Interest
Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
Corrective Assignment to Correct the Remove Application 11759915 and Replace It with Application 11759935 Previously Recorded on Reel 037486 Frame 0517. Assignor(S) Hereby Confirms the Assignment and Assumption of Security Interest in Patents.
Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
Corrective Assignment to Correct the Remove Application 11759915 and Replace It with Application 11759935 Previously Recorded on Reel 040928 Frame 0001. Assignor(S) Hereby Confirms the Release of Security Interest.
Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
Corrective Assignment to Correct the Remove Application 11759915 and Replace It with Application 11759935 Previously Recorded on Reel 040925 Frame 0001. Assignor(S) Hereby Confirms the Release of Security Interest.
Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →