IP Library Granted Patent US 7,532,048
Granted Patent B1
US 7,532,048 · App. 11/738,864 · Granted May 12, 2009

Multi-level variable-resistor line driver

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,532,048
App. No.
11/738,864
Granted
May 12, 2009
Kind
B1
Abstract

The line driver circuit is provided that includes a first pull-up variable resistor connected between a first power supply and the first output terminal, a second pull-up variable resistor connected between the first power supply and the second output terminal, a first pull-down variable resistor connected between a second power supply and the first output terminal, a second pull-down variable resistor connected between the second power supply and the second output terminal, a floating variable resistor connected between the first output terminal and the second output terminal, and coder logic to adjust an output voltage across the first output terminal and the second output terminal by varying a resistance of one or more of the floating variable resistor, the first pull-up variable resistor, the second pull-up variable resistor, the first pull-down variable resistor, and the second pull-down variable resistor in response to received data bits.

Claims (34)

1. A line driver circuit including a first output terminal and a second output terminal, the line driver circuit comprising:

a first pull-up variable resistor directly connected between a first power supply and the first output terminal;

a second pull-up variable resistor directly connected between the first power supply and the second output terminal;

a first pull-down variable resistor directly connected between a second power supply and the first output terminal;

a second pull-down variable resistor directly connected between the second power supply and the second output terminal;

a floating variable resistor connected between the first output terminal and the second output terminal; and

coder logic to receive data bits and adjust an output voltage across the first output terminal and the second output terminal by varying resistances of the floating variable resistor, the first pull-up variable resistor, the second pull-up variable resistor, the first pull-down variable resistor, and the second pull-down variable resistor to provide amplitude modulation of the output voltage across the first output terminal and the second output terminal responsive to the received data bits and at a fixed regulated voltage of a power supply,

wherein an effective parallel resistance value of the first pull-up variable resistor, the second pull-up variable resistor, the first pull-down variable resistor, the second pull-down variable resistor, and the floating variable resistor coupled together is fixed to maintain an effective output impedance for the line driver circuit that equals an impedance of a transmission line connected to the first output terminal and the second output terminal.

2. The line driver circuit of claim 1 , wherein the coder logic is further operable to set the resistance of the first pull-up variable resistor and the second pull-up variable resistor to a value that is different from the resistance of the first pull-down variable resistor and the second pull-down variable resistor to generate a controlled common-mode voltage associated with the adjustable output voltage.

3. The line driver circuit of claim 1 , further comprising a voltage regulator to regulate a voltage of the first power supply to twice a maximum signal swing of the adjustable output voltage.

4. The line driver circuit of claim 3 , wherein the adjustable output voltage is adjustable from zero to the maximum signal swing.

5. The line driver circuit of claim 4 , wherein power consumption of the line driver circuit is directly proportional to the adjustable output voltage.

6. The line driver circuit of claim 5 , wherein a drive current associated with the line driver circuit is directly proportional to the adjustable output voltage.

7. The line driver circuit of claim 1 , wherein the line driver circuit is a multi-level pulse amplitude modulation (PAM) line driver circuit.

8. The line driver circuit of claim 7 , wherein the multi-level pulse amplitude modulation (PAM) line driver circuit is compliant with 100Base-T or 1000Base-T protocols.

9. A line driver circuit including a first output terminal and a second output terminal, the line driver circuit comprising:

a first switch directly connected between a first power supply and a first node;

a second switch directly connected between the first power supply and a second node;

a third switch directly connected between the first node and a second power supply;

a fourth switch directly connected between the second node and the second power supply;

a first variable resistor connected between the first node and the first output terminal;

a second variable resistor connected between the second node and the second output terminal;

a floating variable resistor connected between the first output terminal and the second output terminal; and

coder logic to receive data bits and adjust an output voltage across the first output terminal and the second output terminal by varying resistances of the floating variable resistor, the first variable resistor, and the second variable resistor to provide amplitude modulation of the output voltage across the first output terminal and the second output terminal responsive to the received data bits and at a fixed regulated voltage of a power supply,

wherein an effective parallel resistance value of the first variable resistor, the second variable resistor, and the floating variable resistor coupled together is fixed to maintain an effective output impedance for the line driver circuit that equals an impedance of a transmission line connected to the first output terminal and the second output terminal.

10. The line driver circuit of claim 9 , further comprising a voltage regulator to regulate a voltage of the power supply to twice a maximum signal swing of the adjustable output voltage.

11. The line driver circuit of claim 10 , wherein the adjustable output voltage is adjustable from zero to the maximum signal swing.

12. The line driver circuit of claim 11 , wherein power consumption of the line driver circuit is directly proportional to the adjustable output voltage.

13. The line driver circuit of claim 12 , wherein a drive current associated with the line driver circuit is directly proportional to the adjustable output voltage.

14. The line driver circuit of claim 12 , wherein the coder logic is operable to digitally set the resistance of each of the floating variable resistor, the first variable resistor, and the second variable resistor to provide the amplitude modulation and the effective parallel resistance value.

15. The line driver circuit of claim 9 , wherein the line driver circuit is a multi-level pulse amplitude modulation (PAM) line driver circuit.

16. The line driver circuit of claim 15 , wherein the multi-level pulse amplitude modulation (PAM) line driver circuit is compliant with 100Base-T or 1000Base-T protocols.

17. The line driver circuit of claim 1 wherein the amplitude modulation provided by the coder logic is multi-level amplitude modulation providing more than two voltage levels.

18. The line driver circuit of claim 9 wherein the amplitude modulation provided by the coder logic is multi-level amplitude modulation providing more than two voltage levels.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: AQUANTIA CORPORATION
To: CAVIUM INTERNATIONAL
Reel/Frame 051945/0520 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 23, 2007
From: SHIRANI, RAMIN
To: AQUANTIA CORPORATION
Reel/Frame 019195/0587 →