IP Library Granted Patent US 7,482,691
Granted Patent B2
US 7,482,691 · App. 11/782,698 · Granted Jan 27, 2009

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,482,691
App. No.
11/782,698
Granted
Jan 27, 2009
Kind
B2
Abstract

A semiconductor device and a method of fabricating a semiconductor device is provided. The semiconductor device can include a semiconductor substrate; an interlayer dielectric layer having a damascene pattern formed on the semiconductor substrate; a diffusion barrier formed in the damascene pattern and made of a trivalent material; a seed layer formed on the diffusion barrier; and a copper interconnection formed on the seed layer. In one embodiment, the trivalent material is CoFeB.

Claims (18)

1. A semiconductor device comprising:

a semiconductor substrate;

an interlayer dielectric layer having a damascene pattern on the semiconductor substrate;

a diffusion barrier comprising a trivalent material formed in the damascene pattern;

a seed layer formed on the diffusion barrier; and

a copper interconnection formed on the seed layer;

wherein the diffusion barrier comprises CoFeN.

2. The semiconductor device according to claim 1 , wherein the diffusion barrier comprises an amorphous trivalent material.

3. The semiconductor device according to claim 1 , wherein the diffusion barrier has a thickness of about 500 Å to about 1000 Å.

4. A method of fabricating a semiconductor device, comprising:

forming an interlayer dielectric layer on a semiconductor substrate;

forming a damascene pattern in the interlayer dielectric layer;

depositing a trivalent material on the interlayer dielectric layer to form a diffusion barrier;

depositing a seed layer on the diffusion barrier; and

filling a copper interconnection in the damascene pattern;

wherein the diffusion barrier comprises CoFeN.

5. The method according to claim 4 , wherein the diffusion barrier comprises an amorphous trivalent material.

6. The method according to claim 4 , wherein the diffusion barrier has a thickness of about 500 Å to about 1000 Å

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041447/0052 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2008
From: JOO, SUNG JOONG
To: DONGBU HITEK CO., LTD.
Reel/Frame 020457/0542 →