Semiconductor device having capacitors for reducing power source noise

1. A semiconductor device comprising:

a BGA substrate having one principal plane furnished with a large number of solder balls and a shield plane connected to ground potential;

a first semiconductor chip having a first side and an opposite side, said first semiconductor chip including bumps and active regions formed on the first side, said first semiconductor chip being attached to another principal plane of said BGA substrate through the bumps; and

a first chip capacitor attached to the active regions of said first semiconductor chip, wherein a thickness of said first chip capacitor is less than a thickness of the bumps.

2. The semiconductor device according to claim 1 , further comprising: a second semiconductor chip mounted on said opposite side of said active regions of said first semiconductor chip, said second semiconductor chip being electrically connected to said BGA substrate by metal wires;

and a second chip capacitor attached to said second semiconductor chip as well as a first chip capacitor attached to said active region of said first semiconductor chip, said second chip capacitor serving to reduce power source noise.

3. The semiconductor device according to claim 1 , further comprising: a conductive radiator attached to said another principal plane of said BGA substrate, said conductive radiator covering said first semiconductor chip.

4. The semiconductor device according to claim 3 , further comprising a heat transfer member interposed between said opposite side of said active regions of said semiconductor chip and said conductive radiator.

5. The semiconductor device according to claim 3 , further comprising a radiating fin attached to an external surface of said conductive radiator.

6. The semiconductor device according to claim 1 , wherein said first chip capacitor is disposed among the bumps.