IP Library Granted Patent US 8,053,859
Granted Patent B2
US 8,053,859 · App. 11/817,683 · Granted Nov 8, 2011

Semiconductor device and the method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,053,859
App. No.
11/817,683
Granted
Nov 8, 2011
Kind
B2
Abstract

To provide a semiconductor device that exhibits a high breakdown voltage, excellent thermal properties, a high latch-up withstanding capability and low on-resistance. The semiconductor device according to the invention, which includes a buried insulator region 5 disposed between an n − -type drift layer 3 and a first n-type region 7 above n − -type drift layer 3 , facilitates limiting the emitter hole current, preventing latch-up from occurring, raising neither on-resistance nor on-voltage. The semiconductor device according to the invention, which includes a p-type region 4 disposed between the buried insulator region 5 and n − -type drift layer 3 , facilitates depleting n − -type drift layer 3 in the OFF-state of the device. The semiconductor device according to the invention, which includes a second n-type region 6 disposed between the first n-type region 7 and the n − -type drift layer 3 , facilitates dissipating the heat caused in the channel region or in the first n-type region 7 to a p + -type collector layer 1 a , which is a semiconductor substrate, via the second n-type region 6 , n − -type drift layer 3 and an n-type buffer layer 2.

Claims (36)

1. A semiconductor device comprising:

a drift layer of a first conductivity type;

a first region of the first conductivity type above the drift layer, the resistivity of the first region being lower than the resistivity of the drift layer;

a buried insulator region disposed locally between the first region and the drift layer;

a region of a second conductivity type between the buried insulator region and the drift layer, the region of the second conductivity type being in contact with the drift layer;

a body region of the second conductivity type in contact with the first region;

a low-resistance region of the first conductivity type in the body region;

a contact region of the second conductivity type in the body region;

a front surface electrode connected electrically to the contact region and the low-resistance region;

a gate insulator film on the portion of the body region between the first region and the low-resistance region;

a gate electrode on the side opposite to the body region with the gate insulator film interposed therebetween; and

a second region of the first conductivity type disposed locally between the first region and the drift layer, the resistivity of the second region being lower than the resistivity of the first region.

2. The semiconductor device according to claim 1 , wherein the region of the second conductivity type is a floating region.

3. A semiconductor device comprising:

a drift layer of a first conductivity type;

a first region of the first conductivity type above the drift layer, the resistivity of the first region being lower than the resistivity of the drift layer;

a buried insulator region disposed locally between the first region and the drift layer;

a region of a second conductivity type between the buried insulator region and the drift layer, the region of the second conductivity type being in contact with the drift layer;

a body region of the second conductivity type in contact with the first region;

a low-resistance region of the first conductivity type in the body region;

a contact region of the second conductivity type in the body region;

a front surface electrode connected electrically to the contact region and the low-resistance region;

a gate insulator film on the portion of the body region between the first region and the low-resistance region;

a gate electrode on the side opposite to the body region with the gate insulator film interposed therebetween; and

a trench gate structure comprising a trench extended down to the buried insulator region, the trench comprising the gate insulator film and the gate electrode disposed therein.

4. The semiconductor device according to claim 1 , the semiconductor device comprising a planar gate structure comprising the gate insulator film and the gate electrode disposed on the body region.

5. The semiconductor device according to claim 1 , further comprising a buried low-resistance region of the second conductivity type disposed below the low-resistance region of the first conductivity type in the body region of the second conductivity type.

6. The semiconductor device according to claim 1 , wherein the body region is in contact with the buried insulator region.

7. The semiconductor device according to claim 1 , wherein the body region is above the buried insulator region.

8. The semiconductor device according to claim 1 , further comprising a low-resistance layer of the second conductivity type on the side of the drift layer opposite to the first region and a back surface electrode connected electrically to the low-resistance layer of the second conductivity type.

9. The semiconductor device according to claim 1 , further comprising a low-resistance layer of the first conductivity type on the side of the drift layer opposite to the first region and a back surface electrode connected electrically to the low-resistance layer of the first conductivity type.

10. The semiconductor device according to claim 3 , wherein the region of the second conductivity type is a floating region.

11. The semiconductor device according to claim 3 , further comprising a buried low-resistance region of the second conductivity type disposed below the low-resistance region of the first conductivity type in the body region of the second conductivity type.

12. The semiconductor device according to claim 3 , wherein the body region is in contact with the buried insulator region.

13. The semiconductor device according to claim 3 , further comprising a low-resistance layer of the second conductivity type on the side of the drift layer opposite to the first region and a back surface electrode connected electrically to the low-resistance layer of the second conductivity type.

14. The semiconductor device according to claim 3 , further comprising a low-resistance layer of the first conductivity type on the side of the drift layer opposite to the first region and a back surface electrode connected electrically to the low-resistance layer of the first conductivity type.

Assignments (3)
CHANGE OF NAME Recorded Mar 22, 2012
From: FUJI ELECTRIC SYSTEMS CO., LTD.
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 027925/0249 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2010
From: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.
To: FUJI ELECTRIC SYSTEMS CO., LTD.
Reel/Frame 024252/0451 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2007
From: LU, HONG-FEI; JIMBO, SHINICHI
To: FUJI ELECTRIC HOLDINGS CO., LTD.
Reel/Frame 020107/0900 →