IP Library Granted Patent US 7,489,580
Granted Patent B2
US 7,489,580 · App. 11/822,333 · Granted Feb 10, 2009

Refresh period generating circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,489,580
App. No.
11/822,333
Granted
Feb 10, 2009
Kind
B2
Abstract

A refresh period generating circuit which generates a refresh period in refreshing a DRAM cell, comprising: an oscillation circuit which oscillates at a frequency with temperature dependence on ambient temperature; a dividing circuit which divides an oscillation output of the oscillation circuit; a temperature detector which detects the ambient temperature; and a selector which switches and selects among division outputs with respective frequencies from the dividing circuit based on an output of the temperature detector, and outputs a signal as a reference of the refresh period. The temperature dependence in the oscillation circuit includes a positive temperature coefficient in a predetermined temperature range, and does not include a positive temperature coefficient out of the predetermined temperature range. The selector switches the division outputs out of the predetermined temperature range.

Claims (15)

1. A refresh period generating circuit which generates a refresh period in refreshing a DRAM cell, comprising:

an oscillation circuit which oscillates at an oscillating frequency with temperature dependence on ambient temperature;

a dividing circuit which divides an oscillation output of said oscillation circuit and outputs signals having a plurality of different frequencies;

a temperature detector which detects said ambient temperature;

a selector which switches and selects among the signals of said dividing circuit based on an output of said temperature detector, and outputs a signal as a reference of said refresh period; and

a refresh period adjusting circuit which includes a fuse block, second divider and second selector,

wherein said selector selects and outputs a signal of said dividing circuit having a frequency depending on said temperature dependence of analog form when said temperature detector detects a temperature within a range from said first temperature point to said second temperature point,

selects and outputs one or more signals of said dividing circuit each having a frequency higher than said frequency depending on said temperature dependence of analog form when said temperature detector detects a temperature higher than said first temperature point, and

selects and outputs one or more signals of said dividing circuit, each having a frequency lower than said frequency depending on said temperature dependence of analog form when said temperature detector detects a temperature lower than said second temperature point.

2. A refresh period generating circuit according to claim 1 , wherein said fuse block is capable to adjust said second temperature point.

3. A refresh period generating circuit which generates a refresh period in refreshing a DRAM cell, comprising:

an oscillation circuit which oscillates at a frequency with temperature dependence on an ambient temperature;

a dividing circuit which divides a frequency of an oscillation output of said oscillation circuit;

a temperature detector which detects said ambient temperature; and

a selector which receives a plurality of oscillation outputs from said dividing circuit, outputs an oscillation output when said ambient temperature is in a predetermined temperature range, and outputs selected one of an oscillation output from said plurality of oscillation outputs in response to said ambient temperature when said ambient temperature is out of said predetermined temperature range.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046867/0248 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032899/0588 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →