IP Library Granted Patent US 7,505,468
Granted Patent B1
US 7,505,468 · App. 11/857,361 · Granted Mar 17, 2009

Method and apparatus for logical identification priority

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,505,468
App. No.
11/857,361
Granted
Mar 17, 2009
Kind
B1
Abstract

A method and apparatus for logical identification priority have been disclosed.

Claims (14)

1. A method comprising:

converting a three level status signal into a two level status signal;

receiving said two level status signal;

determining if one or more data flows have a priority associated with said two level status signal; and

scheduling said one or more data flows according to said priority associated with said two level status signal.

2. The method of claim 1 wherein said scheduling further comprises serving in round robin.

3. The method of claim 2 wherein said serving is associated with a specific logical identification.

4. An apparatus comprising:

means for converting a three level status signal into a two level status signal;

means for receiving said two level status signal;

means for determining if one or more data flows have a priority associated with said two level status signal; and

means for scheduling said one or more data flows according to said priority associated with said two level status signal.

5. The apparatus of claim 4 wherein said means for scheduling further comprises means for serving in round robin.

6. The apparatus of claim 5 wherein said means for serving is associated with a specific logical identification.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Mar 29, 2019
From: JPMORGAN CHASE BANK, N.A.
To: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; CHIPX, INCORPORATED; ENDWAVE CORPORATION; MAGNUM SEMICONDUCTOR, INC.
Reel/Frame 048746/0001 →
SECURITY AGREEMENT Recorded Apr 5, 2017
From: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; MAGNUM SEMICONDUCTOR, INC.; ENDWAVE CORPORATION; CHIPX, INCORPORATED
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042166/0431 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2007
From: WANG, SIBING
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 019846/0614 →