IP Library Granted Patent US 8,111,230
Granted Patent B2
US 8,111,230 · App. 11/866,240 · Granted Feb 7, 2012

Drive circuit of display apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,111,230
App. No.
11/866,240
Granted
Feb 7, 2012
Kind
B2
Abstract

In a drive circuit of a display apparatus in which a plurality of scanning lines and a plurality of data lines are orthogonalized, a first data latch circuit latches image data for every line in response to a horizontal signal. A decoder circuit decodes the latched image data. A gradation voltage selecting circuit selects voltage lines based on the decoded image data, to connect each of the plurality of data lines with any of the voltages lines. A data determining circuit generates determination signals based on the selected voltage lines such that each of a plurality of gradation amplifiers is selectively set to an inactive state based on the determination signal. A gradation amplifier circuit includes the plurality of gradation amplifiers, each of which amplifies a corresponding one of gradation voltages when being in an active state and does not amplify the corresponding gradation voltage when being in an inactive state, and the amplified gradation voltage being outputted on a corresponding one of the voltage lines. An output circuit drives the plurality of data lines based on the amplified gradation voltages on the voltage lines.

Claims (7)

1. A drive circuit which drives data lines of a display unit, comprising:

a first drive section configured to output a first output signal at a first timing during a horizontal period;

a second drive section configured to output a second output signal at a second timing after said first timing during the horizontal period; and

a counter configured to count image data for every gradation during the horizontal period,

wherein said first output signal is outputted at said first timing when the count value is more, and said second output signal is outputted at said second timing when the count value is less, and

wherein a through-rate of said second output signal is larger than that of said first output signal.

2. The drive circuit according to claim 1 , wherein a period for which said second drive section is activated is set to be shorter when the count value is less.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Nov 2, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025235/0233 →