IP Library Granted Patent US 7,629,840
Granted Patent B2
US 7,629,840 · App. 11/875,998 · Granted Dec 8, 2009

Digital pulse width modulated feedback system for a switching amplifier and method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,629,840
App. No.
11/875,998
Granted
Dec 8, 2009
Kind
B2
Abstract

A switching amplifier includes a power stage, a low pass filter, a combining circuit, and a feedback correction circuit. The power stage has an input terminal and an output terminal. The low pass filter has an input terminal coupled to the output terminal of the power stage, and an output terminal for providing a filtered pulse width modulated signal. The combining circuit has a first input terminal coupled to the output terminal of the power stage, a second input terminal coupled to the output terminal of the low pass filter, and an output terminal. The feedback correction circuit has a first input terminal for receiving a reference pulse width modulated signal, a second input terminal coupled to the output terminal of the combining circuit, and an output terminal coupled to the input terminal of the power stage.

Claims (62)

1. A switching amplifier comprising:

a power stage having an input terminal and an output terminal;

a low pass filter having an input terminal coupled to the output terminal of the power stage, and an output terminal for providing a filtered pulse width modulated signal;

a combining circuit having a first input terminal coupled to the output terminal of the power stage, a second input terminal coupled to the output terminal of the low pass filter, and an output terminal, the combining circuit comprising:

a first capacitive element having a first plate electrode coupled to the output terminal of the power stage, and a second plate electrode;

a first resistive element having a first terminal coupled to the second plate electrode of the first capacitive element, and a second terminal coupled to the output terminal of the low pass filter;

a second resistive element having a first terminal coupled to the second plate electrode of the first capacitive element, and a second terminal coupled to the output terminal of the combining circuit; and

a third resistive element having a first terminal coupled to the second terminal of the second resistive element, and a second terminal coupled to a power supply voltage terminal; and

a digital feedback correction circuit having a first input terminal for receiving a reference pulse width modulated signal, a second input terminal coupled to the output terminal of the combining circuit, and an output terminal coupled to the input terminal of the power stage.

2. The switching amplifier of claim 1 , wherein the first capacitive element and the first, second, and third resistive elements are each implemented as discrete elements.

3. The switching amplifier of claim 1 , wherein the switching amplifier operates at audio frequencies.

4. The switching amplifier of claim 1 , wherein the power stage is characterized as being a class D amplifier.

5. The switching amplifier of claim 1 , wherein the first capacitive element and the first, second, and third resistive elements are implemented as passive components.

6. A switching amplifier comprising:

a power stage having an input terminal and an output terminal;

a low pass filter having an input terminal coupled to the output terminal of the power stage, and an output terminal for providing a filtered pulse width modulated signal;

a combining circuit having a first input terminal coupled to the output terminal of the power stage, a second input terminal coupled to the output terminal of the low pass filter, and an output terminal, the combining circuit comprising:

a first capacitive element having a first plate electrode coupled to the output terminal of the power stage, and a second plate electrode;

a second capacitive element having a first plate electrode coupled to the output terminal of the power stage, and a second plate electrode

a first resistive element having a first terminal coupled to the second plate electrode of the first capacitive element, and a second terminal coupled to the second plate electrode of the second capacitive element;

a second resistive element having a first terminal coupled to the second plate electrode of the second capacitive element, and a second terminal coupled to the output terminal of the low pass filter;

a third resistive element having a first terminal coupled to the second plate electrode of the first capacitive element, and a second terminal coupled to the output terminal of the combining circuit;

a third capacitive element having a first plate electrode coupled the second terminal of the third resistive element, and a second plate electrode coupled to a power supply voltage terminal;

a fourth resistive element having a first terminal coupled to the second terminal of the third resistive element, and a second terminal;

a fourth capacitive element having a first plate electrode coupled to the second terminal of the fourth resistive element, and a second plate electrode coupled to the power supply voltage terminal; and

a fifth resistive element having a first terminal coupled to the second terminal of the fourth resistive element, and a second terminal coupled to the power supply voltage terminal; and

a digital feedback correction circuit having a first input terminal for receiving a reference pulse width modulated signal, a second input terminal coupled to the output terminal of the combining circuit, and an output terminal coupled to the input terminal of the power stage.

7. The switching amplifier of claim 6 , further comprising a pulse code modulation to pulse width modulation converter for receiving a pulse code modulated input signal, and in response, providing the reference pulse width modulated signal.

8. The switching amplifier of claim 6 , wherein the first, second, and third capacitive elements and the first, second, third, fourth, and fifth resistive elements are each implemented as discrete elements.

9. A switching amplifier comprising:

a pulse code modulation (PCM) to pulse width modulation (PWM) converter having an input for receiving a PCM input signal and an output for providing a reference PWM signal;

a digital feedback correction circuit having a first input for receiving the reference PWM signal, a second input for receiving a feedback signal, and an output for providing a corrected PWM signal;

a power stage having an input coupled to the output of the digital feedback correction circuit, and an output;

a low pass filter having an input coupled to the output of the power stage, and an output for providing a filtered PWM signal;

a load coupled to the output of the low pass filter; and

a combining circuit having a first input coupled to the output of the power stage, a second input coupled to the output of the low pass filter, and an output for providing the feedback signal, the combining circuit comprising:

a first capacitive element having a first plate electrode coupled to the output terminal of the power stage, and a second plate electrode;

a second capacitive element having a first plate electrode coupled to the output of the power stage, and a second plate electrode

a first resistive element having a first terminal coupled to the second plate electrode of the first capacitive element, and a second terminal coupled to the second plate electrode of the second capacitive element;

a second resistive element having a first terminal coupled to the second plate electrode of the second capacitive element, and a second terminal coupled to the output of the low pass filter;

a third resistive element having a first terminal coupled to the second plate electrode of the first capacitive element, and a second terminal coupled to the output of the combining circuit; and

a fourth resistive element having a first terminal coupled to the second terminal of the third resistive element, and a second terminal coupled to a power supply voltage terminal.

10. The switching amplifier of claim 9 , wherein the first and second capacitive elements and the first, second, third, and fourth resistive elements are each implemented as discrete elements.

11. The switching amplifier of claim 9 , wherein the switching amplifier operates at audio frequencies.

12. The switching amplifier of claim 9 , wherein the power stage is characterized as being a class D amplifier.

13. The switching amplifier of claim 9 , wherein the first and second capacitive elements and the first, second, third, and fourth resistive elements are implemented as passive components.

14. A method for operating a switching amplifier, the method comprising:

providing a digital correction circuit having first and second inputs and an output, a power stage having an input coupled to the output of the correction circuit, and a low pass filter having an input coupled to an output of the power stage and an output;

receiving a reference pulse width modulated signal at the first input of the correction circuit;

integrating a first signal from the output of the power stage using a first error amplifier to produce a first correction signal;

integrating a second signal from the output of the low pass filter using a second error amplifier to produce a second correction signal;

summing the first correction signal with the second correction signal to produce a feedback signal;

providing the feedback signal to the second input of the digital correction circuit;

determining a difference between the feedback signal and the reference pulse width modulated signal to produce a corrected pulse width modulated signal;

amplifying the corrected pulse width modulated signal using the power stage to produce the first signal; and

low pass filtering the first signal with the low pass filter to produce the second signal.

15. The method of claim 14 , wherein amplifying the corrected pulse width modulated signal using the power stage further comprises amplifying the corrected pulse width modulated signal using a class D amplifier.

16. The method of claim 14 , further comprising converting a pulse code modulation signal into the reference pulse width modulated signal.

17. The method of claim 14 , wherein the switching amplifier operates at audio frequencies.

18. The method of claim 17 , wherein determining a difference between the feedback signal and the reference pulse width modulated signal further comprises:

converting the feedback signal to a digital signal; and

quantizing the digital signal to produce the corrected pulse width modulated signal.

Assignments (20)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0670 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037355/0723 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024079/0082 →
SECURITY AGREEMENT Recorded Jul 11, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021217/0368 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2007
From: MIDYA, PALLAB; PAULO, THERESA; ROECKNER, WILLIAM J.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 019990/0869 →