IP Library Granted Patent US 7,452,806
Granted Patent B2
US 7,452,806 · App. 11/882,047 · Granted Nov 18, 2008

Method of forming inductor in semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,452,806
App. No.
11/882,047
Filed
Jul 30, 2007
Granted
Nov 18, 2008
Kind
B2
Art Unit
2892
USPC
438/329
Abstract

Disclosed herein is a method of forming an inductor in a semiconductor device, the method including forming an etching-prevention film, a first interlayer insulating film, and a first hard mask film over a silicon semiconductor substrate in this sequence; selectively etching the first hard mask film to form a hole; forming a second interlayer insulating film over the first hard mask film; forming a second hard mask film over the second interlayer insulating film; forming a photoresist pattern having a trench forming opening over the second hard mask film; removing a part of the second hard mask film and a part of the second interlayer insulating film by using the photoresist pattern as an etching mask, to form a first trench in the second interlayer insulating film; removing the photoresist pattern and polymers produced in the first trench by ashing and cleaning process; etching the second interlayer insulating film by using the second hard mask film as an etching mask until the first hard mask film is exposed to form a second trench in the second interlayer insulating film, and subsequently, etching the first interlayer insulating film by using both the first hard mask film and the second hard mask film as etching masks until the etching-prevention film is exposed, to form a hole in the first interlayer insulating film; and removing polymers produced in the second trench and the second hole by ashing and cleaning processes.

Claims (14)

1. A method of forming an inductor in a semiconductor device, the method comprising:

forming an etching-prevention film, a first interlayer insulating film, and a first hard mask film over a silicon semiconductor substrate in this sequence;

selectively etching the first hard mask film to form a hole;

forming a second interlayer insulating film over the first hard mask film;

forming a second hard mask film over the second interlayer insulating film;

forming a photoresist pattern having a trench forming opening over the second hard mask film;

removing a part of the second hard mask film and a part of the second interlayer insulating film by using the photoresist pattern as an etching mask, to form a first trench in the second interlayer insulating film;

removing the photoresist pattern and polymers produced in the first trench;

etching the second interlayer insulating film by using the second hard mask film as an etching mask until the first hard mask film is exposed, to form a second trench in the second interlayer insulating film, and subsequently, etching the first interlayer insulating film by using both the first hard mask film and the second hard mask film as etching masks until the etching-prevention film is exposed, to form a hole in the first interlayer insulating film; and

removing polymers produced in the second trench and the second hole

2. The method according to claim 1 , wherein the second interlayer insulating film has a thickness of 3 μm or more.

3. The method according to claim 1 , wherein the first hard mask film and the second hard mask film are made of a silicon nitride film, and the first interlayer insulating film and the second interlayer insulating film are made of a silicon oxide film.

4. The method according to claim 3 , wherein the etching of the second interlayer insulating film and the first interlayer insulating film uses an etching recipe in which an etching selectivity of a silicon oxide film to a silicon nitride film has a value of a, and the value a is at least 10 or more.

5. The method according to claim 4 , wherein, when the first interlayer insulating film has a thickness T 1 , the second interlayer insulating film has a thickness T 2 , the first trench has a depth h, the first hard mask film has a thickness t 1 , and the second hard mask film has a thickness t 2 , the thickness t 1 is at least a value of T 1 /a or more, and the thickness t 2 is at least a value of (T 2 −h+T 1 )/a or more.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041447/0033 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2007
From: HWANG, SANG II; JUNG, SUK WON
To: DONGBU HITEK CO., LTD.
Reel/Frame 019686/0988 →