IP Library › Granted Patent US 7,688,118
Granted Patent B2
US 7,688,118 · App. 11/901,491 · Granted Mar 30, 2010

Reduced current input buffer circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,688,118
App. No.
11/901,491
Granted
Mar 30, 2010
Kind
B2
Abstract

There is provided a reduced current input buffer circuit. More specifically, in one embodiment, there is provided an input buffer circuit comprising an input buffer that is adapted to draw an operating current, means for providing a first portion of the operating current to the input buffer, and means for providing a second portion of the operating current to the input buffer if the input buffer is expecting data.

Claims (48)

1. An input buffer circuit, comprising:

an input buffer configured to draw an operating current, wherein the operating current is a current sufficient for normal operation of the input buffer;

first buffer enabling circuitry comprising one or more transistors and operatively coupled to a power supply node of the input buffer and configured to cause the input buffer to receive a portion of the operating current when the first buffer enabling circuitry receives an enable signal, wherein the one or more transistors of the first buffer enabling circuitry are responsive to the enable signal; and

second buffer enabling circuitry comprising one or more transistors and operatively coupled to the power supply node of the input buffer and configured to cause the input buffer to receive the operating current when the input buffer is expecting data, wherein the one or more transistors of the second buffer enabling circuitry are responsive to the enable signal.

2. The input buffer circuit of claim 1 , wherein the first buffer enabling circuitry causes the input buffer to receive the portion of the operating current during periods of normal operation of the input buffer.

3. The input buffer circuit of claim 1 , wherein the input buffer is configured to latch data on a first transition of a CLOCK signal.

4. The input buffer circuit of claim 3 , wherein the second buffer enabling circuitry is configured to withhold all but the portion of the operating current from the input buffer responsive to the first transition of the CLOCK signal.

5. The input buffer circuit of claim 3 , wherein the second buffer enabling circuitry is configured to cause the input buffer to receive the operating current responsive to a second transition of the CLOCK signal.

6. An input buffer circuit, comprising:

an input buffer configured to draw an operating current, wherein the operating current is a current sufficient for normal operation of the input buffer;

first buffer enabling circuitry comprising one or more transistors and operatively coupled to a power supply node of the input buffer and configured to cause the input buffer to receive a portion of the operating current when the first buffer enabling circuitry receives an enable signal, wherein the one or more transistors of the first buffer enabling circuitry are responsive to the enable signal; and

second buffer enabling circuitry comprising one or more transistors and operatively coupled to the input buffer, the second buffer enabling circuitry being configured to:

cause the input buffer to receive the operating current; and

withhold all but the portion of the operating current from the input buffer when the input buffer is not expecting data;

wherein the one or more transistors of the second buffer enabling circuitry are responsive to the enable signal.

7. The input buffer circuit of claim 6 , wherein the first buffer enabling circuitry causes the input buffer to receive the portion of the operating current during periods of normal operation of the input buffer.

8. The input buffer circuit of claim 6 , wherein the input buffer is configured to latch data on a first transition of a CLOCK signal.

9. The input buffer circuit of claim 8 , wherein the second buffer enabling circuitry is configured to withhold all but the portion of the operating current from the input buffer responsive to the first transition of the CLOCK signal.

10. The input buffer circuit of claim 8 , wherein the second buffer enabling circuitry is configured to cause the input buffer to receive the operating current responsive to a second transition of the CLOCK signal.

11. An electronic device, comprising:

a processor;

a power supply configured to provide power to the processor;

a user input device that receives input from a user and provides the input to the processor;

a display device configured to display information;

a volatile memory device comprising an input buffer circuit, the input buffer circuit comprising:

an input buffer configured to draw an operating current, wherein the operating current is a current sufficient for normal operation of the input buffer;

first buffer enabling circuitry comprising one or more transistors and operatively coupled to a power supply node of the input buffer and configured to cause the input buffer to receive a portion of the operating current when the first buffer enabling circuitry receives an enable signal, wherein the one or more transistors of the first buffer enabling circuitry are responsive to the enable signal; and

second buffer enabling circuitry comprising one or more transistors and operatively coupled to the power supply node of the input buffer and configured to cause the input buffer to receive the operating current when the input buffer is expecting data, wherein the one or more transistors of the second buffer enabling circuitry are responsive to the enable signal.

12. The electronic device of claim 11 , wherein the first buffer enabling circuitry causes the input buffer to receive the portion of the operating current during periods of normal operation of the input buffer.

13. The electronic device of claim 11 , wherein the input buffer is configured to latch data on a first transition of a CLOCK signal.

14. The electronic device of claim 13 , wherein the second buffer enabling circuitry is configured to withhold all but the portion of the operating current from the input buffer responsive to the first transition of the CLOCK signal.

15. The electronic device of claim 13 , wherein the second buffer enabling circuitry is configured to cause the input buffer to receive the operating current responsive to a second transition of the CLOCK signal.

16. An electronic device, comprising:

a processor;

a power supply configured to provide power to the processor;

a user input device that receives input from a user and provides the input to the processor;

a display device configured to display information;

a volatile memory device comprising an input buffer circuit, the input buffer circuit comprising:

an input buffer configured to draw an operating current, wherein the operating current is a current sufficient for normal operation of the input buffer;

first buffer enabling circuitry comprising one or more transistors and operatively coupled to a power supply node of the input buffer and configured to cause the input buffer to receive a portion of the operating current when the first buffer enabling circuitry receives an enable signal, wherein the one or more transistors of the first buffer enabling circuitry are responsive to the enable signal; and

second buffer enabling circuitry comprising one or more transistors and operatively coupled to the input buffer, the second buffer enabling circuitry being configured to:

cause the input buffer to receive the operating current; and

withhold all but the portion of the operating current from the input buffer when the input buffer is not expecting data;

wherein the one or more transistors of the second buffer enabling circuitry are responsive to the enable signal.

17. The electronic device of claim 16 , wherein the first buffer enabling circuitry causes the input buffer to receive the portion of the operating current during periods of normal operation of the input buffer.

18. The electronic device of claim 16 , wherein the input buffer is configured to latch data on a first transition of a CLOCK signal.

19. The electronic device of claim 18 , wherein the second buffer enabling circuitry is configured to withhold all but the portion of the operating current from the input buffer responsive to the first transition of the CLOCK signal.

20. The electronic device of claim 18 , wherein the second buffer enabling circuitry is configured to cause the input buffer to receive the operating current responsive to a second transition of the CLOCK signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2010
From: MICRON TECHNOLOGY, INC.
To: ROUND ROCK RESEARCH, LLC
Reel/Frame 023786/0416 →