IP Library Granted Patent US 7,885,099
Granted Patent B2
US 7,885,099 · App. 11/901,493 · Granted Feb 8, 2011

Adaptive wordline programming bias of a phase change memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,885,099
App. No.
11/901,493
Granted
Feb 8, 2011
Kind
B2
Abstract

The leakage current and power consumption of phase change memories may be reduced using adaptive word line biasing. Depending on the particular voltage applied to the bitline of a programmed cell, the word lines of unselected cells may vary correspondingly. In some embodiments, the word line voltage may be caused to match the bitline voltage of the programmed cell.

Claims (11)

1. An apparatus comprising:

an array of phase change memory cells; and

a controller coupled to said array to cause a cell bias during programming of an unselected phase change memory cell to follow, by moving in the same direction, a cell bias applied to a selected phase change memory cell during programming.

2. The apparatus of claim 1 wherein said controller to cause a word line programming voltage of the unselected phase change memory cell to adapt to a voltage applied to a bitline of the selected phase change memory cell during programming.

3. The apparatus of claim 2 , said controller to program with a first lower voltage and debias an unselected word line with said first lower voltage.

4. The apparatus of claim 3 , said controller to program with a first higher voltage, higher than said first lower voltage, if the cell is not programmed by said first lower voltage.

5. The apparatus of claim 4 , said controller to use the second higher voltage, higher than the first higher voltage, to program a cell not programmed by a said first higher voltage.

6. The apparatus of claim 1 , said controller to increase the bias applied to an unselected phase change memory cell as the bias is increased to a selected phase change memory during programming.

7. An apparatus comprising:

an array of phase change memory cells; and

a controller coupled to said array to cause a cell bias during programming of an unselected phase change memory cell to adapt to a cell bias applied to a selected phase change memory cell during programming, including a digital-to-analog converter and a resistor array, said digital-to-analog converter to apply different word line debiasing voltages.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2009
From: FACKENTHAL, RICHARD E.; BEDESCHI, FERDINANDO; JAGASIVAMANI, MEENATCHI; ANNAVAJJHALA, RAVI; DONZE, ENZO M.
To: INTEL CORPORATION
Reel/Frame 022468/0317 →