IP Library Granted Patent US 8,039,940
Granted Patent B2
US 8,039,940 · App. 11/956,358 · Granted Oct 18, 2011

Semiconductor storage device, semiconductor device, and manufacturing method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,039,940
App. No.
11/956,358
Granted
Oct 18, 2011
Kind
B2
Abstract

According to the present invention, a gettering layer is deposited both on the side surfaces and the bottom surface of a semiconductor chip. The semiconductor chip is then mounted on the board of a package so that a Schottky barrier is formed on the bottom surface. With this structure, metal ions that pass through the board of the package can be captured by the defect layer deposited on the side surfaces and/or the bottom surface of the semiconductor chip, and by the Schottky barrier.

Claims (15)

1. A semiconductor device comprising:

a semiconductor chip having a first semiconductive layer and a second semiconductive layer arranged adjacent to the first semiconductive layer in a horizontal direction;

wherein said first and said second layers are formed of a single unitary body of said semiconductor chip; and

wherein one of said first and second semiconductive layers is a gettering layer, and said gettering layer comprises a crystal defect layer.

2. The semiconductor device according to claim 1 , wherein said gettering layer captures a contaminant.

3. The semiconductor device according to claim 1 , wherein said chip has a bottom surface layer, and said bottom surface layer comprises a bottom surface gettering layer.

4. The semiconductor device according to claim 1 , said device further comprising a passivation film covering a top surface of said semiconductor chip.

5. A semiconductor device comprising:

a semiconductor chip including a bottom surface and a side surface;

wherein said chip has a first gettering layer provided within said semiconductor chip located adjacent to said side surface and having a predetermined thickness from said side surface, said gettering layer having a same height as said side surface.

6. The semiconductor device according to claim 5 , wherein said chip has a second gettering layer provided within said semiconductor chip located adjacent to said bottom surface having a predetermined thickness from said bottom surface.

7. The semiconductor device according to claim 5 , wherein said gettering layer comprises a crystal defect layer.

8. The semiconductor device according to claim 5 , wherein said gettering layer captures a contaminant.

9. The semiconductor device according to claim 5 , wherein said chip has a bottom surface layer, and said bottom surface layer comprises a bottom surface gettering layer.

10. The semiconductor device according to claim 5 , said device further comprising a passivation film covering a top surface of said semiconductor chip.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Nov 2, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025235/0321 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2007
From: KANAMORI, KOHJI; NISHIZAKA, TEIICHIROU; KODAMA, NORIAKI; KATAYAMA, ISAO; MATSUURA, YOSHIHIRO; ISHIHARA, KAORU; HARADA, YASUSHI; MINENAGA, NARUAKI; OSHITA, CHIHIRO
To: NEC ELECTRONICS CORPORATION
Reel/Frame 020246/0167 →