IP Library Granted Patent US 7,924,885
Granted Patent B2
US 7,924,885 · App. 11/985,859 · Granted Apr 12, 2011

Methods and apparatuses for circuit emulation multi-channel clock recovery

Assignee: Siverge Networks Ltd
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,924,885
App. No.
11/985,859
Granted
Apr 12, 2011
Kind
B2
Abstract

A method and system for providing multi-channel circuit emulation clock recovery wherein a single instance of the clock recovery logic effects circuit emulation clock recovery for multiple channels. For one embodiment of the invention, fine tuning clocking is effected by comparing an outgoing clock with a recovered clock and switching a clock recovery mechanism, the switching performed in conjunction with a multi-channel context.

Claims (18)

1. A method for multi-channel circuit emulation clock recovery, wherein a single instance of a clock recovery logic effects circuit emulation clock recovery for a plurality of communications channels, the method comprising:

receiving untimed packets, each packet associated with one of the plurality communications channels of a multi-channel telecommunication system;

storing the packets in a packet buffering memory;

analyzing packets associated with a first channel using the clock recovery logic of a single circuit emulation clock recovery mechanism;

comparing an outgoing clock with a recovered clock for the analyzed packets to effect fine-tuning of the recovered clock;

switching the single circuit emulation clock recovery mechanism to a second channel of the plurality of communications channels, the switching performed in conjunction with a multi-channel context; and

providing recovered fixed-bit independent data streams for each of the plurality of communications channels.

2. A system providing multi-channel circuit emulation clock recovery wherein a single instance of a clock recovery mechanism effects circuit emulation clock recovery for multiple telecommunication channels of a telecommunication system, the system comprising:

a packet buffering memory for storing untimed packets, each packet associated with one of a plurality communications channels of a multi-channel telecommunication system;

the single instance of the circuit emulation clock recovery mechanism for analyzing packets, wherein analyzing includes comparing an outgoing clock with a recovered clock for each packet to effect fine-tuning of the recovered clock; and

a context switching control for switching the single instance of the clock recovery mechanism between the plurality of communications channels to update a context of each channel of the plurality of communications channels, the switching performed in conjunction with a multi-channel context, wherein the clock recovery mechanism is allocated by looping the context-switching control over all of the plurality of communication channels, the clock recovery mechanism allocated, for a specified processing time, to a specified communication channel in which a most recently updated context of the specified communication channel clock recovery mechanism is retrieved from a context memory, the context memory storing an updated context upon completion of the specified processing time.

3. An apparatus for providing multi-channel circuit emulation clock recovery, wherein a single instance of a clock recovery logic effects circuit emulation clock recovery for a plurality of communications channels, including one or more processors and one or more storage devices coupled to a corresponding processor having instructions stored thereon which when executed by the processor cause the processor to perform a method comprising:

receiving untimed packets, each packet associated with one of the plurality communications channels of a multi-channel telecommunication system;

storing the packets in a packet buffering memory;

analyzing packets associated with a first channel using the clock recovery logic of a same circuit emulation clock recovery mechanism;

comparing an outgoing clock with a recovered clock for the analyzed packets to effect fine-tuning of the recovered clock;

switching the same circuit emulation clock recovery mechanism to a second channel of the plurality of communications channels, the switching performed in conjunction with a multi-channel context; and

providing recovered fixed-bit independent data streams for each of the plurality of communications channels.

Assignments (1)
SECURITY AGREEMENT Recorded Dec 16, 2011
From: SIVERGE NETWORKS, LTD.
To: SILICON VALLEY BANK
Reel/Frame 027399/0456 →
Continuity (2)
Provisional Application 60866502 · Nov 20, 2006
Related Publication 20080186999A1 · Aug 7, 2008