IP Library Granted Patent US 7,872,852
Granted Patent B2
US 7,872,852 · App. 12/029,472 · Granted Jan 18, 2011

Conductive structure having capacitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,872,852
App. No.
12/029,472
Granted
Jan 18, 2011
Kind
B2
Abstract

A three-dimensional conductive structure has a first electrode and a second electrode of a capacitor structure, and thereby defines a capacitor space. At least a signal line is further included in the capacitor space where both the first electrode and the second electrode can cross and detour round the signal line. Therefore, the signal line can go directly through the capacitor space for transferring various signals without making a detour to avoid the whole capacitor structure.

Claims (18)

1. A conductive structure, comprising:

a capacitor structure, the capacitor structure comprising a first electrode and a second electrode so as to define a capacitor space, the first electrode electrically connecting to a first voltage, the second electrode electrically connecting to a second voltage; and

at least one signal line disposed in the capacitor space, the signal line going through the capacitor space;

wherein the first electrode comprises a plurality of first major conductive bars and a plurality of first plugs, all the major conductive bars and the first plugs electrically connect to the first voltage, and the signal line goes through a space confined between the first major conductive bars.

2. The conductive structure of claim 1 , wherein the capacitor space is a cube, and only a single capacitor structure is disposed in the capacitor space.

3. The conductive structure of claim 1 , wherein the second electrode comprise a plurality of second major conductive bars and a plurality of second plugs, all the second major conductive bars and the second plugs electrically connect to the second voltage, and the signal line goes through a space confined between the second major conductive bars.

4. The conductive structure of claim 3 , wherein the capacitor structure comprises at least one continuous gap, and the continuous gap comprises spaces confined between the adjacent first major conductive bars and spaces confined between the adjacent second major conductive bars.

5. The conductive structure of claim 4 , wherein the conductive structure comprises a multiple-layer structure, and the multiple-layer structure comprises at least one upper layer and at least one lower layer.

6. The conductive structure of claim 5 , wherein at least two of the first major conductive bars are disposed in the upper layer, and at least one of the first major conductive bars is disposed in the lower layer, the two first major conductive bars disposed in the upper layer are positioned at two opposite sides of the continuous gap respectively, and the first major conductive bars disposed in the lower layer are positioned right under the two first major conductive bars disposed in the upper layer and the continuous gap.

7. The conductive structure of claim 5 , wherein each of the first major conductive bars and each of the second major conductive bars are parallel with a first direction, and the major conductive bars and the second major conductive bars are alternately arranged along a second direction.

8. The conductive structure of claim 7 , wherein the first major conductive bars disposed in the upper layer are staggered to the first major conductive bars disposed in the lower layer.

9. The conductive structure of claim 4 , wherein the conductive structure comprises a multiple-layer structure, and the multiple-layer structure comprises at least one upper layer, at least one middle layer and at least one lower layer.

10. The conductive structure of claim 9 , wherein at least one of the first major conductive bars is disposed in the upper layer, at least two of the first major conductive bars are disposed in the middle layer, and at least one of the first major conductive bars is disposed in the lower layer.

11. The conductive structure of claim 10 , wherein the two first major conductive bars disposed in the middle layer are positioned at two opposite sides of the continuous gap respectively, and the first major conductive bars disposed in the lower layer and the first major conductive bars disposed in the upper layer are positioned right under and above the continuous gap respectively.

12. The conductive structure of claim 9 , wherein the first electrode further comprises a plurality of first conductive islands, and all the conductive islands electrically connect to the first voltage.

13. The conductive structure of claim 12 , wherein at least two of the first major conductive bars are disposed in the upper layer, at least two of the first conductive islands are disposed in the middle layer, and at least one of the first major conductive bars is disposed in the lower layer.

14. The conductive structure of claim 13 , wherein the two first major conductive bars disposed in the upper layer are positioned at two opposite sides of the continuous gap respectively, the two first conductive islands disposed in the middle layer are also positioned at two opposite sides of the continuous gap respectively, and the first major conductive bars disposed in the lower layer are positioned right under the two first conductive islands disposed in the middle layer and the continuous gap.

15. The conductive structure of claim 4 , wherein the first electrode further comprises at least one first minor conductive bar, the first minor conductive bar is perpendicular to the first major conductive bars, and the first major conductive bars electrically connect to each other through the first minor conductive bar.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2008
From: LIAO, TSUOE-HSIANG; LU, HUO-TIEH; LIU, CHIH-CHIEN; PENG, HSIANG-HUNG; CHIEN, YU-FANG
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 020492/0828 →