IP Library Granted Patent US 7,741,634
Granted Patent B2
US 7,741,634 · App. 12/055,593 · Granted Jun 22, 2010

Josephson junction device for superconductive electronics with a magnesium diboride

Assignee: Massachusetts Institute of Technology
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,741,634
App. No.
12/055,593
Granted
Jun 22, 2010
Kind
B2
Abstract

A Josephson junction (JJ) device includes a buffered substrate comprising a first buffer layer formed on a substrate. A second buffer layer is formed on the first buffer layer. The second buffer layer includes a hexagonal compound structure. A trilayer structure is formed on the buffered substrate comprising at least two layers of a superconducting material. A thin tunnel barrier layer is positioned between the at least two layers. The buffered substrate is used to minimize lattice mismatch and interdiffusion in the trilayer structure so as to allow the JJ device to operate above 20 K.

Claims (28)

1. A Josephson junction (JJ) device comprising:

a buffered substrate comprising a first buffer layer formed on a substrate, a second buffer layer being formed on said first buffer layer, said second buffer layer comprising a hexagonal compound structure; and

a trilayer structure being formed on said buffered substrate comprising at least two layers of a superconducting material and a thin tunnel barrier layer positioned between said at least two layers; wherein

said buffered substrate is used to minimize lattice mismatch and interdiffusion in said the trilayer structure so as to allow said JJ device to operate above 20 K.

2. The JJ device of claim 1 , wherein said substrate comprises Si.

3. The JJ device of claim 1 , wherein said first buffer layer comprise MgO.

4. The JJ device of claim 1 , wherein said second buffer comprises AlB 2 structure hexagonal compound.

5. The JJ device of claim 1 , wherein said superconducting material comprises MgB 2 .

6. The JJ device of claim 1 , wherein said tunnel barrier layer comprises MgO.

7. The JJ device of claim 1 , wherein said tunnel barrier layer comprises Al 2 O 3 .

8. The JJ device of claim 1 further comprising fourth metal and insulator layers formed on said the trilayer structure to form electrical contact and insulation to said JJ device.

9. The JJ device of claim 8 , wherein said fourth metal layer comprises Au.

10. The JJ device of claim 8 , wherein said fourth insulator layer comprises layers of SiO 2 .

11. The JJ device of claim 8 , wherein said fourth metal layer comprises layers of Al.

12. A method of forming a Josephson junction (JJ) device comprising:

forming a buffered substrate comprising a first buffer layer formed on a substrate, a second buffer layer being formed on said first buffer layer, said second buffer layer comprising a hexagonal compound structure; and

forming a trilayer structure on said buffered substrate comprising at least two layers of a superconducting material and a thin tunnel barrier layer positioned between said at least two layers; wherein

said buffered substrate is used to minimize lattice mismatch and interdiffusion in said the trilayer structure so as to allow said JJ device to operate above 20 K.

13. The method of claim 12 , wherein said substrate comprises Si.

14. The method of claim 12 , wherein said first buffer layer comprise MgO.

15. The method of claim 12 , wherein said second buffer comprises AlB 2 structure hexagonal compound.

16. The method of claim 12 , wherein said superconducting material comprises MgB 2 .

17. The method of claim 12 , wherein said tunnel barrier layer comprises MgO.

18. The method of claim 12 , wherein said tunnel barrier layer comprises Al 2 O 3 .

19. The method of claim 12 further comprising forming fourth metal and insulator layers formed on said the trilayer structure to form electrical contact and insulation to said JJ device.

20. The method of claim 19 , wherein said fourth metal layer comprises Au.

21. The method of claim 20 , wherein said fourth insulator layer comprises layers of SiO 2 .

22. The method of claim 20 , wherein said fourth metal layer comprises layers of Al.

Assignments (2)
CONFIRMATORY LICENSE Recorded Jan 25, 2010
From: MASSACHUSETTS INSTITUTE OF TECHNOLOGY
To: NAVY, SECRETARY OF THE, UNITED OF AMERICA OFFICE OF NAVAL RESEARCH
Reel/Frame 023845/0053 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2008
From: SHIM, HEEJAE; MOODERA, JAGADEESH S.
To: MASSACHUSETTS INSTITUTE OF TECHNOLOGY
Reel/Frame 021002/0834 →
Continuity (1)
Related Publication 20090247410A1 · Oct 1, 2009