IP Library › Granted Patent US 7,595,227
Granted Patent B2
US 7,595,227 · App. 12/058,067 · Granted Sep 29, 2009

Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same

Assignee: Broadcom Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,595,227
App. No.
12/058,067
Granted
Sep 29, 2009
Kind
B2
Abstract

Methods for assembling a die-down array integrated circuit (IC) device packages with enhanced thermal, electrical, and input/output properties are presented. The method includes coupling a first surface of a substrate to a first surface of a heat spreader, mounting a first surface of an IC die to the first surface of the heat spreader within a central cavity of the substrate, coupling a plurality of bond pads on a second surface of the IC die to corresponding bond pads on a second surface of the substrate with a plurality of wire bonds, and coupling a first surface of an interposer to the second surface of said IC die. A central opening is open at the first surface of the substrate and the second surface of the substrate. The central opening overlaps the central cavity formed in the first surface of the heat spreader. A plurality of electrically conductive bumps on the second surface of the IC die are coupled to corresponding bond pads on the first surface of said interposer.

Claims (38)

1. A method of assembling a die-down array integrated circuit (IC) device package, comprising:

(a) coupling a first surface of a substrate to a first surface of a heat spreader, wherein said substrate has a central opening that is open at said first surface of said substrate and a second surface of said substrate, wherein said central opening overlaps a central cavity formed in said first surface of said heat spreader;

(b) mounting a first surface of an IC die to said first surface of said heat spreader within said central cavity;

(c) coupling a plurality of bond pads on a second surface of said IC die to corresponding bond pads on said second surface of said substrate with a plurality of wire bonds; and

(d) coupling a first surface of an interposer to said second surface of said IC die, wherein a plurality of electrically conductive bumps on said second surface of said IC die are coupled to corresponding bond pads on said first surface of said interposer.

2. The method of claim 1 , further comprising:

(e) forming an array of electrically conductive terminals on said second surface of said substrate that are configured to mount the package to a printed circuit board (PCB).

3. The method of claim 2 , further comprising:

(f) forming an array of electrically conductive terminals on a second surface of said interposer.

4. The method of claim 2 , wherein step (e) comprises:

forming an array of electrically conductive balls, pins, studs or pads on said second surface of said substrate.

5. The method of claim 1 , further comprising:

(e) coupling a heat slug to a second surface of said interposer.

6. The method claim 5 , further comprising:

(f) forming an array of electrically conductive terminals on a surface of said heat slug that are configured to mount the package onto a printed circuit board (PCB).

7. The method of claim 1 , further comprising:

(e) filling a space between said second surface of said IC die and said first surface of said interposer with an underfill material.

8. The method of claim 1 , further comprising:

(e) encapsulating said IC die and said plurality of wire bonds with an encapsulating material.

9. The method of claim 1 , further comprising:

(e) coupling a first surface of a ring-shaped body to a first surface of a substantially planar body to form said heat spreader, wherein second surfaces of said ring-shaped body and said substantially planar body comprise said first and second surfaces of said heat spreader, respectively, and wherein said central opening through said substrate overlaps a central opening through said ring-shaped body that is open at said first and second surfaces of said ring-shaped body.

10. The method of claim 1 , wherein step (a) comprises:

coupling said first surface of said substrate to said first surface of said heat spreader with an adhesive.

11. The method of claim 1 , further comprising:

(e) assembling the heat spreader, comprising:

(i) providing a substantially planar body having opposing first and second surfaces, wherein said second surface of said substantially planar body comprises a second surface of said heat spreader; and

(ii) providing a ring-shaped body having a central opening that is open at a first surface and a second surface of said ring-shaped body, wherein said first surface of said ring-shaped body is coupled to said first surface of said substantially planar body, and wherein said second surface of said ring-shaped body comprises said first surface of said heat spreader;

wherein said central opening through said ring-shaped body and a portion of said first surface of said substantially planar body that is exposed through said central opening through said ring-shaped body form said central cavity.

12. The method of claim 11 , further comprising:

(f) forming an array of electrically conductive terminals on said second surface of said interposer.

13. The method of claim 12 , wherein step (f) comprises:

forming an array of electrically conductive balls, pins, studs or pads on said second surface of said interposer.

14. The method of claim 11 , further comprising:

(f) coupling a heat slug to a second surface of said interposer.

15. The method of claim 11 , wherein step (a) comprises:

coupling the first surface of the substrate to the first surface of the heat spreader with an adhesive.

16. The method of claim 11 , further comprising:

(f) encapsulating said IC die and said plurality of wire bonds with an encapsulating material.

Assignments (4)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2008
From: ZHANG, TONGLONG
To: BROADCOM CORPORATION
Reel/Frame 020721/0417 →
Continuity (2)
Division 1087092800 · Jun 21, 2004
Related Publication 20080182364A1 · Jul 31, 2008