IP Library Granted Patent US 7,829,354
Granted Patent B2
US 7,829,354 · App. 12/069,472 · Granted Nov 9, 2010

Method of fusing trimming for semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,829,354
App. No.
12/069,472
Granted
Nov 9, 2010
Kind
B2
Abstract

Deviation occurring in a particular region in a plane of a resistor group which constitutes a semiconductor integrated circuit is improved and a quick increase in yield is accomplished. Provided is a fuse trimming method for a semiconductor device in which circuit elements such as transistors and resistors are formed on a semiconductor wafer and which has fuse elements capable of adjusting a resistance value of the resistors by laser trimming, including a resistor correction step of correcting in the particular region of the semiconductor wafer the resistance value of the resistors based on an amount of deviation from a target value of the resistance value of the resistors.

Claims (15)

1. A fuse trimming method for a semiconductor device in which circuit elements such as transistors and resistors are formed on a semiconductor wafer and which includes fuse elements capable of adjusting a resistance value of the resistors by laser trimming, the fuse trimming method comprising:

a resistor correction step of correcting in a particular region of the semiconductor wafer the resistance value of the resistors based on an amount of deviation from a target value of the resistance value of the resistors, the resistor correction step comprising the steps of:

conducting a first electric characteristic test on a semiconductor device that is formed on a first semiconductor wafer;

calculating first trimming data from data of the first electric characteristic test;

using the first trimming data to cut off a fuse in the semiconductor device formed on the first semiconductor wafer;

conducting a second electric characteristic test on the semiconductor device from which the fuse has been cut;

calculating relative accuracy from data of the second electric characteristic test;

dividing the first wafer into a first region that has a semiconductor device whose relative accuracy is within tolerance and a second region that has a semiconductor device whose relative accuracy is outside the tolerance, and calculating a mean relative accuracy of each of the first region and the second region;

calculating a correction coefficient for each region from the mean relative accuracy of each of the first region and the second region;

conducting the first electric characteristic test on a semiconductor device that is formed on a second semiconductor wafer;

calculating second trimming data based on the correction coefficient of each of the first region and the second region in addition to the data of the first electric characteristic test of the semiconductor device formed on the second semiconductor wafer; and

using the second trimming data to cut off a fuse in the semiconductor device formed on the second semiconductor wafer.

2. A fuse trimming method for a semiconductor device according to claim 1 ; wherein the first semiconductor wafer comprises a first wafer in a wafer lot, and the second semiconductor wafer comprises one of a second wafer and subsequent semiconductor wafers in the wafer lot.

3. A fuse trimming method for a semiconductor device according to claim 1 ; wherein the first semiconductor wafer comprises the first several wafers in a wafer lot, and the second semiconductor wafer comprises a semiconductor wafer that follows the first semiconductor wafer in the wafer lot.

4. A fuse trimming method for a semiconductor device according to claim 1 ; wherein the first semiconductor wafer and the second semiconductor wafer constitute different wafer lots.

Assignments (3)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2016
From: SEIKO INSTRUMENTS INC.
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 038058/0892 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2008
From: TSUKAMOTO, AKIKO; OSANAI, JUN
To: SEIKO INSTRUMENTS INC.
Reel/Frame 020892/0698 →