IP Library Granted Patent US 7,714,234
Granted Patent B2
US 7,714,234 · App. 12/073,931 · Granted May 11, 2010

Alternating micro-vias and throughboard vias to create PCB routing channels in BGA interconnect grid

Assignee: Alcatel Lucent
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,714,234
App. No.
12/073,931
Granted
May 11, 2010
Kind
B2
Abstract

A printed circuit board (PCB) assembly having a plurality of circuit layers including outer layers and intervening layers with through-vias and micro-vias used to translate a portion of the signal connections of the grid, thereby creating a set of diagonal routing channels between the vias on internal layers of the board and a BGA package mounted on the printed circuit board.

Claims (17)

1. A printed circuit board (PCB) assembly comprising:

at least one ball grid array (BGA) contact grid;

a plurality of circuit layers, including:

an outer layer,

a first internal layer, and

subsequent internal layers,

wherein through-vias, micro-vias, and interconnects translate a portion of the signal connections of the BGA contact grid, thereby creating one or more diagonal routing channels between said vias on the internal layers;

at least one ball grid array (BGA) package mounted on said PCB, wherein said BGA package has power;

power connections; and

ground connections, wherein:

said power connections and said ground connections do not fall on consecutive contact locations in any row or column on said PCB, and

said power and ground connections only fall on through-vias and do not fall on micro-vias.

2. The PCB assembly of claim 1 , wherein said BGA package has at least 1200 pins for connection to said PCB.

3. The PCB assembly of claim 1 , wherein said micro-vias are not located on the first internal layer.

4. The PCB assembly of claim 1 , further comprising:

an area array pin field, including a series of preferential signal pins, wherein said preferential pins are reserved for said micro-was.

5. The PCB assembly of claim 1 , wherein said micro-vias are reserved for signal-carrying connections.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Sep 30, 2014
From: CREDIT SUISSE AG
To: ALCATEL LUCENT
Reel/Frame 033868/0001 →
SECURITY AGREEMENT Recorded Jan 30, 2013
From: ALCATEL LUCENT
To: CREDIT SUISSE AG
Reel/Frame 029821/0001 →
CHANGE OF NAME Recorded Mar 17, 2010
From: ALCATEL
To: ALCATEL LUCENT
Reel/Frame 024094/0287 →
Continuity (2)
Division 1120004400 · Aug 10, 2005
Related Publication 20080225502A1 · Sep 18, 2008