IP Library › Granted Patent US 9,367,465
Granted Patent B2
US 9,367,465 · App. 12/101,792 · Granted Jun 14, 2016

Method and system for improving memory access performance

Inventor: Sujoy Saraswati (Karnataka, IN)
Assignee: Hewlett Packard Enterprise Development LP
G06F12/0862G06F8/443G06F2212/6028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,367,465
App. No.
12/101,792
Filed
Apr 11, 2008
Granted
Jun 14, 2016
Kind
B2
Art Unit
2191
USPC
717/151
Abstract

The present invention relates to a computing system which includes a processor and a memory. It also includes a memory access optimizer which is arranged to affect memory access of a program during runtime execution of the software. The program includes a plurality of application elements, each comprising a text field containing a text section, and a memory access field. The memory access optimizer is arranged to implement memory access data in the memory access field in order to affect memory access of the application element. The text section is unchanged by the memory access data implementation.

Claims (21)

1. A computing system comprising:

a processor;

a memory;

a memory access optimizer configured to affect memory access of a program during runtime execution of the program;

the program including a plurality of application elements comprising a text field containing a text section, and a memory access field, the memory access optimizer configured to implement memory access data in the memory access field in order to affect memory access of the application element, whereby the memory access optimizer is configured to prevent change to the text section by the memory access data implementation.

2. A computing system in accordance with claim 1 , wherein, the memory access data is arranged to control a prefetch instruction for affecting a prefetch of data from memory.

3. A computing system in accordance with claim 1 , wherein the memory access data is arranged to control selection of a program routine for execution.

4. A computing system in accordance with claim 1 , further comprising:

a compiler arranged to implement memory access options within a program including a plurality of application elements, the memory access options being arranged to affect memory access patterns of the program during runtime, and the compiler being arranged to provide a memory access field in the application elements, wherein the value of a datum in the memory access field is arranged to implement the memory access options.

5. A computing system in accordance with claim 4 , wherein the memory access options include an instruction for causing prefetch of data from memory.

6. A computing system in accordance with claim 4 , wherein the memory access options include an instruction for selection of a program routine.

7. A method of compiling a computer program, wherein a computer has instructions stored in non-transitory memory executable by a processor and the computer program includes a plurality of application elements comprising a text field containing a text section, the method comprising:

writing memory access options into the application elements for affecting memory access patterns of the computer program during runtime

providing a memory access field for the application element(s), wherein the value of a datum in the memory access field is arranged to implement memory access options; and

implementing memory access in the memory access field in order to affect memory access of the application elements, wherein implementing the memory access in the memory access field is performed in a manner to prevent change to the text section while implementing memory access in the memory access field.

8. A method in accordance with claim 7 , wherein the memory access options include instructions for causing a prefetch of data from memory.

9. A method in accordance with claim 7 , wherein the memory access options include an instruction for selection of a program routine.

10. A computing device, including instruction stored in non-transitory memory and executed by a processor to control compiling of a program the program having a plurality of application elements including a text field and a text section, where the instructions are executed to:

write memory access options into the application elements for affecting memory access patterns of the computer program during runtime;

provide a memory access field for the application element(s), wherein a value of a datum in the memory access field is configured to implement memory access options; and

implement memory access in the memory access field in order to affect memory access of the application elements, wherein implementing the memory access in the memory access field is performed in a manner to prevent change to the text section while implementing memory access in the memory access field.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2015
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 037079/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2008
From: SARASWATI, SUJOY
To: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Reel/Frame 021126/0851 →
Priority Claims (1)
IN 784/CHE/2007 · Apr 12, 2007 · national
Continuity (1)
Related Publication 20080256524A1 · Oct 16, 2008