IP Library Granted Patent US 8,030,705
Granted Patent B2
US 8,030,705 · App. 12/102,243 · Granted Oct 4, 2011

Semiconductor device and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,030,705
App. No.
12/102,243
Granted
Oct 4, 2011
Kind
B2
Abstract

Provided are a semiconductor device and a method of fabricating the semiconductor device. The semiconductor device can provide a trench MOS transistor having an up-drain structure. The semiconductor device can include a first conductive type well in a semiconductor substrate, a second conductive type well on the first conductive type well, trenches formed by removing portions of the second conductive type well and the first conductive type well; gates provided in the trenches with a gate dielectric being between each gate and the walls of the trench, a first conductive type source region and a second conductive type body region on the second conductive type well, the first conductive type source region surrounding a lateral surface of the gate, and a common drain between the gates, the common drain being connected to the first conductive type well.

Claims (18)

1. A semiconductor device comprising:

a first conductive type well in a semiconductor substrate;

a second conductive type well on the first conductive type well;

a first trench passing through the second conductive type well and a portion of the first conductive type well;

a gate in the first trench with a gate dielectric between the gate and the walls of the trench;

a first conductive type source region on the second conductive type well and surrounding a lateral surface of the gate;

a second conductive type body region on the second conductive type well and surrounding a lateral surface of the first conductive type source region;

a common drain provided between the gate and an at least one adjacent gate, wherein the common drain is connected to the first conductive type well and the common drain surrounds a lateral surface of the second conductive type body region;

a high-concentration first conductive type buried layer below the first conductive type well; and

a high-concentration first conductive type plug between the common drain and the first conductive type buried layer.

2. The semiconductor device according to claim 1 , wherein the common drain is provided in a second trench, wherein the second trench passes through the second conductive type well and a portion of the first conductive type well.

3. The semiconductor device according to claim 2 , wherein the second trench has a width ranging from about 1.5 to about 3 times the width of the first trench.

4. The semiconductor device according to claim 2 , further comprising a first dielectric in the second trench between sidewalls of the second trench and the common drain.

5. The semiconductor device according to claim 2 , further comprising: a first dielectric, a drain polysilicon, and a second dielectric consecutively provided in the second trench between the sidewalls of the second trench and the common drain.

6. The semiconductor device according to claim 5 , wherein the gate dielectric and the first dielectric each comprises a thermal oxide layer.

7. The semiconductor device according to claim 6 , wherein the second dielectric comprises an oxide layer.

8. The semiconductor device according to claim 1 , wherein the common drain comprises a high-concentration first conductive type material.

9. The semiconductor device according to claim 1 , wherein the common drain is in contact with the first conductive type well.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041262/0699 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →