Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
View Patent ↗A memory circuit power management system and method are provided. An interface circuit is in communication with a plurality of memory circuits and a system. In use, the interface circuit is operable to perform a power management operation in association with only a portion of the memory circuits.
1. A sub-system, comprising:
an interface circuit in communication with a plurality of memory circuits and a system, the interface circuit operable to perform a hidden power management operation on a first portion of the plurality of memory circuits and a second operation on a second portion of the plurality of memory circuits, wherein the hidden power management operation is performed within a command operation period of the second operation.
2. The sub-system of claim 1 , wherein the hidden power management operation is hidden from the system.
3. The sub-system of claim 2 , wherein the system is a memory controller.
4. The sub-system of claim 1 , wherein the hidden power management operation is initiated by at least one power management signal.
5. The sub-system of claim 4 , wherein the at least one power management signal includes at least one of a clock enable signal, and a chip select signal.
6. The sub-system of claim 1 , wherein the hidden power management operation is initiated by at least one non-power management signal.
7. The sub-system of claim 1 , wherein the hidden power management operation is initiated based on a state of one or more of the plurality of memory circuits.
8. The sub-system of claim 7 , wherein the state is selected from the group consisting of a status of the one or more of the plurality of memory circuits, a predetermined combination of commands issued to the one or more of the plurality of memory circuits, a predetermined pattern of commands issued to the one or more of the plurality of memory circuits, and a predetermined absence of commands issued to the one or more of the plurality of memory circuits.
9. The sub-system of claim 1 , wherein the interface circuit is operable to simulate at least one virtual memory circuit.
10. The sub-system of claim 9 , wherein the hidden power management operation is performed in association with only a portion of the at least one virtual memory circuit.
11. The sub-system of claim 9 , wherein the at least one virtual memory circuit includes a single virtual memory circuit.
12. The sub-system of claim 1 , wherein the interface circuit includes a circuit that is positioned on a dual in-line memory module (DIMM).
13. The sub-system of claim 1 , wherein the interface circuit is selected from the group consisting of a buffer, a register, a memory controller, and an advanced memory buffer (AMB).
14. The sub-system of claim 1 , wherein the interface circuit and the memory circuits take the form of a stack.
15. The sub-system of claim 14 , wherein the stack includes a single interface circuit.
16. The sub-system of claim 1 , wherein the interface circuit includes a single register.
17. The sub-system of claim 14 , wherein the stack includes a plurality of interface circuits.
18. The sub-system of claim 1 , wherein the command operation period is a period of time between the initiation of an operation and the completion of that operation.
19. The sub-system of claim 1 , wherein the command operation period is at least one of, a period of time between a sequence of commands, a period of time between a combination of commands, or a period of time between a pattern of commands.
20. The sub-system of claim 1 , wherein the command operation period comprises at least one of, two or more sequences of commands, two or more combinations of commands, or two or more patterns of commands.
21. The sub-system of claim 9 , wherein the at least one virtual memory circuit comprises a one-circuit-to-one-bank configuration.
22. The sub-system of claim 1 , wherein the interface circuit uses an algorithm to determine a timing for the hidden power management operation.
23. The sub-system of claim 1 , wherein the interface circuit uses an algorithm to determine a delay for the hidden power management operation.
24. A method comprising:
interfacing a plurality of memory circuits and a system;
performing a hidden power management operation on a first portion of the plurality of memory circuits; and
performing a second operation on a second portion of the plurality of memory circuits, wherein the hidden power management operation is performed within a command operation period of the second operation.
25. A module comprising:
a carrier, upon which is disposed a plurality of memory circuits; and
an interface circuit in communication with a plurality of memory circuits and a system, the interface circuit operable to perform a hidden power management operation on a first portion of the plurality of memory circuits and a second operation on a second portion of the plurality of memory circuits, wherein the hidden power management operation is performed within a command operation period of the second operation.
26. A method comprising:
electrically coupling an interface circuit to a plurality of memory circuits and a system;
communicating, from the interface circuit, a hidden power management operation to a first portion of the plurality of memory circuits; and
communicating, from the interface circuit, a second operation to a second portion of the plurality of memory circuits, wherein the hidden power management operation is performed within a command operation period of the second operation.
27. The method of claim 26 , wherein communicating the hidden power management operation is performed in response to a control signal from the system.
28. The method of claim 26 , wherein communicating the second operation is performed in response to a control signal from the system.