IP Library › Granted Patent US 8,502,373
Granted Patent B2
US 8,502,373 · App. 12/115,076 · Granted Aug 6, 2013

3-D integrated circuit lateral heat dissipation

Inventors: Kenneth Kaskoun (San Diego, CA); Shiqun Gu (San Diego, CA); Matthew Nowak (San Diego, CA)
Assignee: QUALCOMM Incorporated
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,502,373
App. No.
12/115,076
Granted
Aug 6, 2013
Kind
B2
Abstract

By filling an air gap between tiers of a stacked IC device with a thermally conductive material, heat generated at one or more locations within one of the tiers can be laterally displaced. The lateral displacement of the heat can be along the full length of the tier and the thermal material can be electrically insulating. Through silicon-vias (TSVs) can be constructed at certain locations to assist in heat dissipation away from thermally troubled locations.

Claims (44)

1. A three dimensional integrated circuit (IC) device, comprising:

a first die stacked on a second die, each die comprising an active face and a substrate, the dies' active faces coupled together by a plurality of tier to tier connections, and the tier to tier connections creating a gap between the active laces of the first and second die;

a through-substrate via filled with a first thermally conductive material disposed in the first die; and

a thermally conductive layer positioned within the gap.

2. The three dimensional integrated circuit (IC) device of claim 1 wherein a thermal conductivity of the first thermally conductive material is at least 10 W/m/K.

3. The three dimensional integrated circuit (IC) device of claim 1 wherein the first thermally conductive material is electrically insulating.

4. The three dimensional integrated circuit (IC) device of claim 1 wherein the first thermally conductive material is a patterned film.

5. The three dimensional integrated circuit (IC) device of claim 1 further comprising:

a second thermally conductive material disposed at an end of at least one of the die, the second thermally conductive material being thermally coupled to the first thermally conductive material disposed in the first die.

6. The three dimensional integrated circuit (IC) device of claim 1 wherein the thermally conductive layer is selected from a list of diamond matrix and diamond film pattern.

7. The three dimensional integrated circuit (IC) device of claim 1 in which the first thermally conductive material is comprised at least partially of carbon nanotubes.

8. The three dimensional integrated circuit (IC) device of claim 1 in which the first die is circumferentially larger than the second die.

9. The three dimensional integrated circuit (IC) device of claim 8 in which the second die comprises at least two dies, at least one of the two dies further comprising a second thermally conductive layer.

10. The three dimensional integrated circuit (IC) device of claim 1 wherein the thermally conductive layer is deposited by one of CVD, PVD, spin on, and screen on.

11. A three dimensional integrated circuit (IC) device, comprising:

a first die and a second die, each die comprising an active face and a substrate;

means for coupling the dies' active faces, the means for coupling creating a gap between the first die and second die;

means, disposed in a via extending through the first die, for conducting heat; and

means disposed within the gap, for conducting heat.

12. The three dimensional integrated circuit (IC) device of claim 11 wherein

the means disposed within the gap is selected from a list of diamond matrix and diamond film pattern.

13. The three dimensional integrated circuit (IC) device of claim 11 wherein the means disposed in a via extending through the first die consists of carbon nanotubes.

14. A three dimensional integrated circuit (IC) device, comprising:

a first die stacked on a second die, the first die being circumferentially larger than the second die;

the first and second dies coupled together by a plurality of tier to tier connections, and the tier to tier connections creating a gap between the first and second die;

a through-substrate via filled with a thermally conductive material disposed in the first die; and

the second die comprising a thermally conductive layer.

15. The three dimensional integrated circuit (IC) device of claim 14 in which the second die comprises at least two dies, at least one of the two dies further comprising a second thermally conductive layer.

16. An integrated circuit (IC) device, comprising:

a first die comprising an active layer on a substrate,

a through-substrate via filled with a thermally conductive material disposed in the first die; and

a thermally conductive and electrically insulating layer directly coupled to only the active layer of the first die distal from the substrate.

17. The integrated circuit (IC) device of claim 16 wherein a thermal conductivity of the thermally conductive material is at least 10 W/m/K.

18. The integrated circuit (IC) device of claim 16 wherein the thermally conductive material is electrically insulating.

19. The integrated circuit (IC) device of claim 16 wherein the thermally conductive material is a patterned film.

20. The integrated circuit (IC) device of claim 16 further comprising:

a second die having an active layer on a substrate;

the first and the second die coupled together by a plurality of tier to tier connections, the tier to tier connections creating a gap between the first and second die; and

the thermally conductive and electrically insulating layer provided within the gap.

21. The integrated circuit (IC) device of claim 16 wherein the thermally conductive and electrically insulating layer is selected from a list of diamond matrix and diamond film pattern.

22. The circuit (IC) device of claim 20 in which the first die is circumferentially larger than the second die.

23. The integrated circuit (IC) device of claim 16 wherein the thermally conductive and electrically insulating layer is deposited, by one of CVD, PVD, spin on, and screen on.

24. The integrated circuit (IC) device of claim 16 wherein the thermally conductive material is electrically conductive.

25. The circuit (IC) device of claim 24 in which the thermally conductive material is comprised at least partially of carbon nanotubes.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2008
From: KASKOUN, KENNETH; GU, SHIQUN; NOWAK, MATTHEW
To: QUALCOMM INCORPORATED
Reel/Frame 020900/0136 →
Continuity (1)
Related Publication 20090273068A1 · Nov 5, 2009