IP Library › Granted Patent US 8,009,134
Granted Patent B2
US 8,009,134 · App. 12/124,197 · Granted Aug 30, 2011

Display device

Assignee: Hitachi Displays, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,009,134
App. No.
12/124,197
Granted
Aug 30, 2011
Kind
B2
Abstract

A data driver circuit is divided into a low potential region, an intermediate potential region, and a high potential region, and relative withstand voltages in the respective regions are set equal to each other. Both of the transmission of a power source voltage to the high potential region from the low potential region and the transmission of video signals are performed via the intermediate potential region. Due to such a constitution, the withstand voltages in the respective regions can be suppressed to low values.

Claims (22)

1. A display device comprising:

a data driver circuit which outputs a low-potential-side analog video signal and a high-potential-side analog video signal generated in response to an inputted digital video signal to data lines from an output terminal which outputs the low-potential-side analog video signal and an output terminal which outputs the high-potential-side analog video signal;

a first switch array which changes over the connection between the output terminal of the data driver circuit and the data lines; and

a gate driver circuit which generates a gate voltage for sequentially selecting pixels arranged in a staggered manner for every 1 horizontal line and outputs the gate voltage to gate lines, wherein

the data driver circuit supplies the analog video signal to the pixels on 1 vertical line among the pixels arranged in a staggered manner from the two neighboring data lines, and

the data driver circuit is divided into a first region which generates the low-potential-side analog video signal, a second region which generates the high-potential-side analog video signal and a third region which generates an intermediate potential.

2. A display device according to claim 1 , wherein relative withstand voltage of the first, second and third regions are equal to each other.

3. A display device according to claim 1 , wherein

the first region includes a first booster circuit for boosting a power source voltage supplied from the outside, a first level shifter for converting a level of a video signal to a voltage level of a voltage which the first booster circuit outputs, a second level shifter for converting the level of the video signal from the first level shifter to a voltage level between the voltage which the first booster circuit outputs and the power source voltage supplied from the outside, and a first DA conversion circuit for generating the low-potential-side analog video signal from a video signal which the first level shifter outputs using the voltage which the first booster circuit outputs,

the third region includes a second booster circuit for boosting a voltage in response to the voltage which the first booster circuit outputs and the signal which the second level shifter outputs, a third level shifter for converting a level of the signal which the second level shifter outputs to a voltage level between the voltage which the second booster circuit outputs and the power source voltage supplied from the outside, and a fourth level shifter for converting a level of a signal which the third level shifter outputs to a voltage level between a voltage which the second booster circuit outputs and the voltage which the first booster circuit outputs, and

the second region includes a third booster circuit for boosting a voltage in response to a signal which the fourth level shifter outputs and the voltage which the second booster circuit outputs, a fifth level shifter circuit for converting a level of a signal which the fourth level shifter outputs to a voltage level between the voltage which the third booster circuit outputs and the voltage which the first booster circuit outputs, and a second DA conversion circuit for generating the high-potential-side analog video signal from a video signal which the fifth level shifter outputs using a voltage which the third booster circuit outputs.

4. A display device according to claim 3 , wherein the display device includes a second switch array which supplies a reset voltage for resetting the analog video signal held in the data lines to the data lines.

5. A display device according to claim 4 , wherein in allowing the data lines which hold the analog video signal to newly hold the analog video signal having polarity opposite to polarity of the analog video signal held by the data line, a reset voltage is supplied to the data lines via the second switch array before the analog video signal having the opposite polarity is applied to the data lines from the first switch array.

6. A display device according to claim 4 , wherein the reset voltage is substantially equal to the voltage which the first booster circuit outputs.

7. A display device according to claim 4 or 5 , wherein the reset voltage possesses two potentials,

the first reset potential is an arbitrary potential which falls within a range of a voltage outputted by the first DA conversion circuit,

the second reset potential is an arbitrary potential which falls within a range of a voltage outputted by the second DA conversion circuit, and

the second switch array is configured such that

when a potential held by the data lines is changed over from the low-potential-side analog video signal to the high-potential-side analog video signal, the data lines are connected to the second reset potential, and when the potential held by the data lines is changed over from the high-potential-side analog video signal to the low-potential-side analog video signal, the data lines are connected to the first reset potential.

8. A display device according to claim 4 , wherein the reset voltage is outputted form the gate driver circuit.

9. A display device according to claim 4 , wherein the display device includes a first switch for controlling the connection between an output terminal of the first booster circuit and a capacitor for holding the output voltage of the first booster circuit, and a second switch array for supplying the voltage held by the capacitor to the data lines as the reset voltage, and

when the reset voltage is supplied via the second switch array before the analog video signal having the opposite polarity is applied to the data lines from the first switch array, the second switch array is brought into an ON state after the first switch is brought into an OFF state, and when the reset voltage is not supplied, the second switch array is brought into an OFF state and the first switch is brought into an ON state.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2025
From: JAPAN DISPLAY INC
To: MAGNOLIA PURPLE CORPORATION
Reel/Frame 071890/0202 →
CHANGE OF NAME Recorded Nov 17, 2023
From: HITACHI DISPLAYS, LTD.
To: JAPAN DISPLAY EAST, INC.
Reel/Frame 065614/0223 →
NUNC PRO TUNC ASSIGNMENT Recorded Nov 17, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 065615/0327 →
CHANGE OF NAME Recorded Nov 17, 2023
From: JAPAN DISPLAY EAST, INC.
To: JAPAN DISPLAY, INC.
Reel/Frame 065614/0644 →
CHANGE OF ADDRESS Recorded Nov 17, 2023
From: JAPAN DISPLAY, INC.
To: JAPAN DISPLAY, INC.
Reel/Frame 065654/0250 →
COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE IN PATENT APPLICATIONS Recorded Oct 20, 2011
From: HITACHI DISPLAYS, LTD.
To: IPS ALPHA SUPPORT CO., LTD.
Reel/Frame 027092/0684 →
MERGER Recorded Oct 20, 2011
From: IPS ALPHA SUPPORT CO., LTD.
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 027093/0937 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2008
From: MAMBA, NORIO; KUMAGAI, TOSHIYUKI; FURUHASHI, TSUTOMU
To: HITACHI DISPLAYS, LTD.
Reel/Frame 020975/0529 →
Priority Claims (1)
JP 2007-139378 · May 25, 2007 · national
Continuity (1)
Related Publication 20080291339A1 · Nov 27, 2008