IP Library Granted Patent US 8,151,455
Granted Patent B2
US 8,151,455 · App. 12/143,214 · Granted Apr 10, 2012

Printed circuit board and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,151,455
App. No.
12/143,214
Granted
Apr 10, 2012
Kind
B2
Abstract

A method of manufacturing a printed circuit board is provided. The method includes preliminarily forming a plurality of test pattern layers for detecting the depth of an inner layer in a multilayer printed circuit board such that at least a part of a lower test pattern layer is not overlaid with any upper test pattern layer when viewed from a drill entrance side, and preliminarily forming a surface conductor layer; applying a voltage between the surface conductor layer and the test pattern layers; performing drilling toward one test pattern layer, and detecting a current produced when the drill comes into contact with the test pattern to measure the depth of the layer (D 1 ); performing drilling toward the other test pattern layer, and measuring the depth of the layer (D 2 ); and performing drilling up to just before the conductor-wiring layer based on a depth calculated from D 1 and D 2.

Claims (18)

1. A method of manufacturing a printed circuit board for forming a through-hole for connecting a predetermined conductor-wiring layer of a multilayer printed circuit board having a plurality of conductor layers and insulating layers, applying conductive plating to the through-hole, and removing an overlong plated portion by drilling up to the vicinity of the conductor-wiring layer, the method comprising the steps of:

preliminarily forming a plurality of test pattern layers for detecting the depth of an inner layer in the multilayer printed circuit board such that at least a part of a lower test pattern layer is not overlaid with any upper test pattern layer when viewed from a drill entrance side, and a surface conductor layer such that all the test pattern layers are overlaid with it;

applying a voltage to two selected test pattern layers in the vicinity of a region subjected to the drilling, the depths of the two test pattern layers being near the depth of the conductor-wiring layer;

performing a first drilling toward one of the selected test pattern layers by use of a drill for the drilling, and detecting a current produced when the drill comes into contact with the relevant test pattern to measure the depth of the layer (D 1 );

performing a second drilling toward the other test pattern layer by use of the drill, and detecting a current produced when the drill comes into contact with the relevant test pattern to measure the depth of the layer (D 2 ); and

performing a third drilling by use of the drill up to just before the conductor-wiring layer based on a depth calculated from the D 1 and D 2 .

2. The method of manufacturing a printed circuit board according to claim 1 ,

wherein the depth calculated from the D 1 and D 2 is an average of the D 1 and D 2 .

3. The method of manufacturing a printed circuit board according to claim 1 ,

wherein the plurality of test pattern layers are all of the plurality of test pattern layers.

4. The method of manufacturing a printed circuit board according to claim 1 ,

wherein the first drilling is performed at a different lateral position than the third drilling.

5. The method of manufacturing a printed circuit board according to claim 1 ,

wherein the second drilling is performed at a different lateral position than the third drilling.

6. The method of manufacturing a printed circuit board according to claim 1 ,

wherein the first drilling is performed at a different lateral position than the second drilling.

7. The method of manufacturing a printed circuit board according to claim 1 ,

wherein the first, second, and third drillings are performed at different lateral positions.

Assignments (2)
CHANGE OF NAME Recorded Apr 3, 2014
From: HITACHI VIA MECHANICS, LTD.
To: VIA MECHANICS, LTD.
Reel/Frame 032600/0580 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2008
From: HAMADA, KAZUNORI; KAWASAKI, HIROSHI; OZAKI, TOMOAKI
To: HITACHI VIA MECHANICS, LTD.
Reel/Frame 021610/0923 →