IP Library Granted Patent US 8,505,093
Granted Patent B2
US 8,505,093 · App. 12/145,057 · Granted Aug 6, 2013

Information processing device that verifies a computer program, and gaming machine

Inventor: Jun Haishima (Tokyo, JP)
Assignee: Universal Entertainment Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,505,093
App. No.
12/145,057
Granted
Aug 6, 2013
Kind
B2
Abstract

An apparatus for processing information includes a memory device and a controller. The controller is configured to: access to a memory area in the memory device in which information related to a location of data including a computer program is stored; store contents of the memory area as a first inspection code into a first memory area of the memory device; at predetermined timing, access to a memory area in the memory device in which latest information is stored; store contents of the memory area as a second inspection code into a second memory area; compare the first and the second inspection codes; if the second inspection code does not agree with the first inspection code, output an error signal indicating inconsistency between the first and the second inspection codes; and if the second inspection code agrees with the first inspection code, perform verification of the computer program.

Claims (24)

1. An apparatus for processing information, comprising:

a memory device; and

a controller, wherein

the controller is configured to:

access a memory area in the memory device storing information related to a location of computer program data;

calculate a first inspection code, a value representative of the contents of the memory device where the computer program lies, using contents of said memory area;

store said first inspection code;

upon occurrence of a predetermined condition, access said memory area in the memory device storing said information related to the location of computer program data;

calculate a second inspection code, a value representative of the contents of the memory device where the computer program lies, using contents of said memory area accessed upon occurrence of said predetermined condition;

store said second inspection code;

compare the stored first inspection code and the stored second inspection code;

if the second inspection code does not agree with the first inspection code, output an error signal indicating inconsistency between the first inspection code and the second inspection code; and

if the second inspection code agrees with the first inspection code, perform verification of the computer program.

2. The apparatus according to claim 1 , wherein a verification program executed by the controller determines whether the second inspection code agrees with the first inspection code.

3. The apparatus according to claim 1 , wherein the controller executes a verification program that restricts the operation of the computer program.

4. The apparatus according to claim 1 , wherein the controller executes a verification program that restricts the operation of the apparatus for processing information.

5. The apparatus according to claim 1 , wherein a Cyclic Redundancy Check is used for the first inspection code and the second inspection code.

6. The apparatus according to claim 1 , wherein the controller determines the predetermined timing with a verification program that uses a timing signal generated independently of the computer program to be verified.

7. The apparatus according to claim 1 , wherein

the apparatus operates in a gaming machine that includes a game controller for controlling a game with a gaming program and a display device for displaying information related to the game, and

the computer program verified by the apparatus is the gaming program.

8. The apparatus according to claim 2 , further comprising a real-time clock circuit, wherein the real-time circuit operates asynchronously to the operation of the verification program and outputs time information.

9. The apparatus according to claim 8 , further comprising a power unit and the real-time clock circuit includes battery, wherein the battery supplies power to continue operation if the power unit operation is suspended.

10. The apparatus according to claim 9 , wherein the verification program is in a standby mode awaiting an interruption of the power unit.

Assignments (2)
CHANGE OF NAME Recorded Dec 2, 2011
From: ARUZE CORP.
To: UNIVERSAL ENTERTAINMENT CORPORATION
Reel/Frame 027321/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2008
From: HAISHIMA, JUN
To: ARUZE CORP.
Reel/Frame 021556/0607 →
Priority Claims (1)
JP 2007-198763 · Jul 31, 2007 · national
Continuity (1)
Related Publication 20090038009A1 · Feb 5, 2009