IP Library Granted Patent US 7,759,996
Granted Patent B2
US 7,759,996 · App. 12/147,315 · Granted Jul 20, 2010

Storage elements using nanotube switching elements

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,759,996
App. No.
12/147,315
Granted
Jul 20, 2010
Kind
B2
Abstract

Data storage circuits and components of such circuits constructed using nanotube switching elements. The storage circuits may be stand-alone devices or cells incorporated into other devices or circuits. The data storage circuits include or can be used in latches, master-slave flip-flops, digital logic circuits, memory devices and other circuits. In one aspect of the invention, a master-slave flip-flop is constructed using one or more nanotube switching element-based storage devices. The master storage element or the slave storage element or both may be constructed using nanotube switching elements, for example, using two nanotube switching element-based inverters. The storage elements may be volatile or non-volatile. An equilibration device is provided for protecting the stored data from fluctuations on the inputs. Input buffers and output buffers for data storage circuits of the invention may also be constructed using nanotube switching elements.

Claims (14)

1. A data storage circuit, comprising:

a first input for receiving a first input signal;

a second input for receiving a second input signal complementary to the first input signal;

a first inverter constructed using nanotube switching elements, the first inverter having a first control input and a first output; and

a second inverter constructed using nanotube switching elements, the second inverter having a second control input and a second output; and

wherein the first control input is coupled to the first input and wherein the second control input is coupled to the second input, wherein the first inverter stores a first data value and the second inverter stores a second data value.

2. The data storage circuit of claim 1 , wherein the first data value and the second data value correspond to a differential data value of a differential data signal coupled to the first input and the second input.

3. The data storage circuit of claim 1 , wherein the first data value and the second data value are independent.

4. The data storage circuit of claim 1 , wherein the first inverter and the second inverter are volatile.

5. The data storage circuit of claim 4 , wherein the first inverter and the second inverter are cross-coupled.

6. The data storage circuit of claim 4 , wherein the nanotube switching elements are three-terminal devices.

7. The data storage circuit of claim 1 , wherein the first inverter and the second inverter are non-volatile.

8. The data storage circuit of claim 7 , wherein the nanotube switching elements are four-terminal devices.

9. The data storage circuit of claim 8 , wherein the first inverter includes a first release input and the second inverter includes a second release input, the first release input is coupled to the second input and the second release input is coupled to the first input.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2021
From: SILICON VALLEY BANK
To: NANTERO, INC.
Reel/Frame 056790/0001 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Nov 11, 2020
From: NANTERO, INC.
To: SILICON VALLEY BANK
Reel/Frame 054383/0632 →
LICENSE Recorded Aug 20, 2008
From: NANTERO, INC.
To: LOCKHEED MARTIN CORPORATION
Reel/Frame 021411/0337 →