IP Library Granted Patent US 7,733,154
Granted Patent B2
US 7,733,154 · App. 12/155,709 · Granted Jun 8, 2010

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,733,154
App. No.
12/155,709
Granted
Jun 8, 2010
Kind
B2
Abstract

A semiconductor device includes a level shift circuit to convert an input signal having an amplitude from a first power supply potential to a second power supply potential to a signal having an amplitude from the first power supply potential to a third power supply potential, a first output portion to output voltage generated from the third power supply potential to an output terminal based on the output of the level shift circuit, the first output portion including a NMOS transistor, and a second output portion to output voltage generated from the third power supply potential to an output terminal based on the output of the level shift circuit, the second output portion including a PMOS transistor.

Claims (12)

1. A semiconductor device comprising:

a level shift circuit to convert an input signal having an amplitude from a first power supply potential to a second power supply potential to a signal having an amplitude from the first power supply potential to a third power supply potential at a first node and a second node;

a first output portion to output voltage generated from the third power supply potential to an output terminal based on the output of the level shift circuit, the first output portion including an NMOS transistor coupled between the first node and the third power supply potential; and

a second output portion to output voltage generated from the third power supply potential to the output terminal based on the output of the level shift circuit, the second output portion including a PMOS transistor coupled between said first node and the third supply potential and having a gate being controlled by the second node.

2. The semiconductor device according to claim 1 , wherein the first, output portion includes a diode element connected between the control terminal of the NMOS transistor and the output terminal.

3. The semiconductor device according to claim 2 , wherein the diode element is a zener diode.

4. A semiconductor device comprising:

a level shift circuit to output signals at a first node and a second node, the level of the signals being converted in response to an input signal;

a plurality of first-conductivity-type field effect transistors arranged in series between a higher power supply and a lower power supply and coupled to said first node; and

a second-conductivity-type field effect transistor arranged between the higher power supply and the first node which is located between the plurality of first-conductivity-type field effect transistors and the higher power supply, the second-conductivity-type field effect transistor being controlled in response to the second node of the level shift circuit.

5. The semiconductor device according to claim 4 , wherein the first output portion includes a diode element connected between the control terminal of the NMOS transistor and the output terminal.

6. The semiconductor device according to claim 5 , wherein the diode element is a zener diode.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Oct 28, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025214/0696 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2008
From: KAWAHIGASHI, SHOUGO
To: NEC ELECTRONICS CORPORATION
Reel/Frame 021122/0016 →