IP Library Granted Patent US 7,915,693
Granted Patent B2
US 7,915,693 · App. 12/179,995 · Granted Mar 29, 2011

Semiconductor device with fin and silicide structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,915,693
App. No.
12/179,995
Granted
Mar 29, 2011
Kind
B2
Abstract

A semiconductor device according to an embodiment includes: a semiconductor substrate; a fin formed on the semiconductor substrate; a gate electrode formed so as to sandwich both side faces of the fin between its opposite portions via a gate insulating film; an extension layer formed on a region of a side face of the fin, the region being on the both sides of the gate electrode, the extension layer having a plane faced to a surface of the semiconductor substrate at an acute angle; and a silicide layer formed on a surface of the plane faced to the surface of the semiconductor substrate at an acute angle.

Claims (11)

1. A semiconductor device, comprising:

a semiconductor substrate;

a fin formed on the semiconductor substrate;

a gate electrode formed so as to sandwich both side faces of the fin between its opposite portions via a gate insulating film;

an extension layer formed on a region of a side face of the fin, the region being on the both sides of the gate electrode, the extension layer having a plane faced to a surface of the semiconductor substrate at an acute angle;

a silicide layer formed on a surface of the plane faced to the surface of the semiconductor substrate at an acute angle; and

a gate silicide layer on upper and lower surfaces of the gate electrode.

2. A semiconductor device according to claim 1 , wherein a strain generating film to generate a strain in a region of the fin is formed under the gate electrode, the region being sandwiched by opposite portions of the gate electrode.

3. A semiconductor device according to claim 1 , wherein the extension layer comprises a Si-based crystal.

4. A semiconductor device according to claim 1 , wherein the plane faced to the surface of the semiconductor substrate at an acute angle is a facet of which plane direction is {111}.

5. A semiconductor device according to claim 1 , wherein the extension layer has a plane facing to a height direction of the fin and forming an obtuse angle with a surface of the semiconductor substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2017
From: TOSHIBA CORPORATION
To: MICROSOFT TECHNOLOGY LICENSING, LLC
Reel/Frame 041333/0955 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2008
From: OKANO, KIMITOSHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 021614/0361 →