IP Library › Granted Patent US 7,884,625
Granted Patent B2
US 7,884,625 · App. 12/181,365 · Granted Feb 8, 2011

Capacitance structures for defeating microchip tampering

Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,884,625
App. No.
12/181,365
Granted
Feb 8, 2011
Kind
B2
Abstract

Apparatus, method and program product may detect an attempt to tamper with a microchip by detecting an unacceptable alteration in a measured capacitance associated with capacitance structures proximate the backside of a microchip. The capacitance structures typically include metallic shapes and may connect using through-silicon vias to active sensing circuitry within the microchip. In response to the sensed change, a shutdown, spoofing, self-destruct or other defensive action may be initiated to protect security sensitive circuitry of the microchip.

Claims (26)

1. An apparatus comprising:

a capacitance structure proximate a microchip including security sensitive circuitry; and

circuitry configured to initiate an action for obstructing analysis of the security sensitive circuitry in response to a detected alteration in a capacitance associated with the capacitance structure, wherein the action includes an operation selected from a group consisting of at least one of: a shutdown, a spoofing and a self-destruct operation.

2. The apparatus of claim 1 , wherein the circuitry is further configured to detect the alteration of the capacitance associated with the capacitance structure.

3. The apparatus of claim 1 , further comprising another capacitance structure.

4. The apparatus of claim 1 , wherein the capacitance includes the capacitance between the capacitance structures.

5. The apparatus of claim 4 , wherein the capacitance structures are coplanar.

6. The apparatus of claim 1 , wherein the capacitance structure is positioned on the backside of the microchip.

7. The apparatus of claim 1 , wherein the capacitance is altered in response to a change in a distance between the capacitance structure and the security sensitive structure.

8. The apparatus of claim 1 , wherein the capacitance is substantially unaltered in response to a change in a distance between the capacitance structure and a lid positioned atop a backside of the microchip, wherein the capacitance structure is positioned in between the backside and the lid.

9. The apparatus of claim 1 , wherein the capacitance structure comprises a metallic structure.

10. The apparatus of claim 1 , wherein the circuitry determines whether the capacitance is within an acceptable range.

11. The apparatus of claim 1 , wherein the circuitry determines whether the capacitance exceeds a threshold value.

12. The apparatus of claim 1 further comprising a connection connecting the capacitance structure to the circuitry.

13. The apparatus of claim 12 , wherein the connection comprises a through-silicon via.

14. The apparatus of claim 1 further comprising program code executed by the circuitry and configured to initiate the action for obstructing analysis of the security sensitive circuitry in response to the detected alteration in the capacitance; and a computer readable medium bearing the program code.

15. The apparatus of claim 1 , wherein the circuitry includes a capacitance divider.

16. The apparatus of claim 1 further comprising a transmitter configured to deliver an electrical signal to the capacitance structure.

17. An apparatus comprising:

a plurality of capacitance structures positioned on a surface of a microchip that includes security sensitive circuitry; and

circuitry configured to sense a capacitance present between the plurality of capacitance structures and to initiate an action for obstructing analysis of the security sensitive circuitry in response to a sufficient change in the detected capacitance, wherein the action further comprises initiating an operation selected from a group consisting of at least one of: a shutdown, a spoofing and a self-destruct operation.

18. The apparatus of claim 17 , wherein the circuitry determines whether the change in the capacitance is within an acceptable range.

19. A method of protecting security sensitive circuitry of a microchip from undesired analysis, the method comprising:

sensing a change in capacitance present between multiple capacitance structures positioned proximate the microchip having the security sensitive circuitry; and

initiating an action configured to obstruct analysis of the security sensitive circuitry in response to sensing the change in the capacitance, wherein initiating the action further comprises initiating an operation selected from a group consisting of at least one of: a shutdown, a spoofing and a self-destruct operation.

20. The method of claim 19 further comprising determining whether the capacitance exceeds a threshold value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2008
From: BARTLEY, GERALD K; BECKER, DARRYL J; DAHLEN, PAUL E; GERMANN, PHILIP R; MAKI, ANDREW B; MAXSON, MARK O
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 021305/0121 →
Continuity (1)
Related Publication 20100026313A1 · Feb 4, 2010